summaryrefslogtreecommitdiff
path: root/arch/mips/mach-octeon/include/mach/cvmx-fpa-defs.h
blob: 13ce7d8c96be4099c05cd236030c6cc6b7ce0eb8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2020 Marvell International Ltd.
 *
 * Configuration and status register (CSR) type definitions for
 * Octeon fpa.
 */

#ifndef __CVMX_FPA_DEFS_H__
#define __CVMX_FPA_DEFS_H__

#define CVMX_FPA_ADDR_RANGE_ERROR CVMX_FPA_ADDR_RANGE_ERROR_FUNC()
static inline u64 CVMX_FPA_ADDR_RANGE_ERROR_FUNC(void)
{
	switch (cvmx_get_octeon_family()) {
	case OCTEON_CN70XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN66XX & OCTEON_FAMILY_MASK:
	case OCTEON_CNF71XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN61XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000458ull;
	case OCTEON_CNF75XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
		if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
			return 0x0001280000000458ull;
		if (OCTEON_IS_MODEL(OCTEON_CN78XX))
			return 0x0001280000000458ull;
	case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
		return 0x0001280000000458ull;
	}
	return 0x0001280000000458ull;
}

#define CVMX_FPA_AURAX_CFG(offset)	     (0x0001280020100000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_CNT(offset)	     (0x0001280020200000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_CNT_ADD(offset)	     (0x0001280020300000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_CNT_LEVELS(offset)    (0x0001280020800000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_CNT_LIMIT(offset)     (0x0001280020400000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_CNT_THRESHOLD(offset) (0x0001280020500000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_INT(offset)	     (0x0001280020600000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_POOL(offset)	     (0x0001280020000000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_AURAX_POOL_LEVELS(offset)   (0x0001280020700000ull + ((offset) & 1023) * 8)
#define CVMX_FPA_BIST_STATUS		     CVMX_FPA_BIST_STATUS_FUNC()
static inline u64 CVMX_FPA_BIST_STATUS_FUNC(void)
{
	switch (cvmx_get_octeon_family()) {
	case OCTEON_CN61XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN70XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN66XX & OCTEON_FAMILY_MASK:
	case OCTEON_CNF71XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN63XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
		return 0x00011800280000E8ull;
	case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
		if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
			return 0x00012800000000E8ull;
		if (OCTEON_IS_MODEL(OCTEON_CN78XX))
			return 0x00012800000000E8ull;
	case OCTEON_CNF75XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
		return 0x00012800000000E8ull;
	}
	return 0x00012800000000E8ull;
}

#ifndef CVMX_FPA_CLK_COUNT // test-only (also in octeon_ddr.h)
#define CVMX_FPA_CLK_COUNT (0x00012800000000F0ull)
#endif
#define CVMX_FPA_CTL_STATUS		 (0x0001180028000050ull)
#define CVMX_FPA_ECC_CTL		 (0x0001280000000058ull)
#define CVMX_FPA_ECC_INT		 (0x0001280000000068ull)
#define CVMX_FPA_ERR_INT		 (0x0001280000000040ull)
#define CVMX_FPA_FPF0_MARKS		 (0x0001180028000000ull)
#define CVMX_FPA_FPF0_SIZE		 (0x0001180028000058ull)
#define CVMX_FPA_FPF1_MARKS		 CVMX_FPA_FPFX_MARKS(1)
#define CVMX_FPA_FPF2_MARKS		 CVMX_FPA_FPFX_MARKS(2)
#define CVMX_FPA_FPF3_MARKS		 CVMX_FPA_FPFX_MARKS(3)
#define CVMX_FPA_FPF4_MARKS		 CVMX_FPA_FPFX_MARKS(4)
#define CVMX_FPA_FPF5_MARKS		 CVMX_FPA_FPFX_MARKS(5)
#define CVMX_FPA_FPF6_MARKS		 CVMX_FPA_FPFX_MARKS(6)
#define CVMX_FPA_FPF7_MARKS		 CVMX_FPA_FPFX_MARKS(7)
#define CVMX_FPA_FPF8_MARKS		 (0x0001180028000240ull)
#define CVMX_FPA_FPF8_SIZE		 (0x0001180028000248ull)
#define CVMX_FPA_FPFX_MARKS(offset)	 (0x0001180028000008ull + ((offset) & 7) * 8 - 8 * 1)
#define CVMX_FPA_FPFX_SIZE(offset)	 (0x0001180028000060ull + ((offset) & 7) * 8 - 8 * 1)
#define CVMX_FPA_GEN_CFG		 (0x0001280000000050ull)
#define CVMX_FPA_INT_ENB		 (0x0001180028000048ull)
#define CVMX_FPA_INT_SUM		 (0x0001180028000040ull)
#define CVMX_FPA_PACKET_THRESHOLD	 (0x0001180028000460ull)
#define CVMX_FPA_POOLX_AVAILABLE(offset) (0x0001280010300000ull + ((offset) & 63) * 8)
#define CVMX_FPA_POOLX_CFG(offset)	 (0x0001280010000000ull + ((offset) & 63) * 8)
static inline u64 CVMX_FPA_POOLX_END_ADDR(unsigned long offset)
{
	switch (cvmx_get_octeon_family()) {
	case OCTEON_CN70XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN66XX & OCTEON_FAMILY_MASK:
	case OCTEON_CNF71XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN61XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000358ull + (offset) * 8;
	case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000358ull + (offset) * 8;
	case OCTEON_CNF75XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
		return 0x0001280010600000ull + (offset) * 8;
	case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
		if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
			return 0x0001280010600000ull + (offset) * 8;
		if (OCTEON_IS_MODEL(OCTEON_CN78XX))
			return 0x0001280010600000ull + (offset) * 8;
	}
	return 0x0001280010600000ull + (offset) * 8;
}

#define CVMX_FPA_POOLX_FPF_MARKS(offset)  (0x0001280010100000ull + ((offset) & 63) * 8)
#define CVMX_FPA_POOLX_INT(offset)	  (0x0001280010A00000ull + ((offset) & 63) * 8)
#define CVMX_FPA_POOLX_OP_PC(offset)	  (0x0001280010F00000ull + ((offset) & 63) * 8)
#define CVMX_FPA_POOLX_STACK_ADDR(offset) (0x0001280010900000ull + ((offset) & 63) * 8)
#define CVMX_FPA_POOLX_STACK_BASE(offset) (0x0001280010700000ull + ((offset) & 63) * 8)
#define CVMX_FPA_POOLX_STACK_END(offset)  (0x0001280010800000ull + ((offset) & 63) * 8)
static inline u64 CVMX_FPA_POOLX_START_ADDR(unsigned long offset)
{
	switch (cvmx_get_octeon_family()) {
	case OCTEON_CN70XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN66XX & OCTEON_FAMILY_MASK:
	case OCTEON_CNF71XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN61XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000258ull + (offset) * 8;
	case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000258ull + (offset) * 8;
	case OCTEON_CNF75XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
		return 0x0001280010500000ull + (offset) * 8;
	case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
		if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
			return 0x0001280010500000ull + (offset) * 8;
		if (OCTEON_IS_MODEL(OCTEON_CN78XX))
			return 0x0001280010500000ull + (offset) * 8;
	}
	return 0x0001280010500000ull + (offset) * 8;
}

static inline u64 CVMX_FPA_POOLX_THRESHOLD(unsigned long offset)
{
	switch (cvmx_get_octeon_family()) {
	case OCTEON_CN70XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN66XX & OCTEON_FAMILY_MASK:
	case OCTEON_CNF71XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN63XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN61XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000140ull + (offset) * 8;
	case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
		return 0x0001180028000140ull + (offset) * 8;
	case OCTEON_CNF75XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
		return 0x0001280010400000ull + (offset) * 8;
	case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
		if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
			return 0x0001280010400000ull + (offset) * 8;
		if (OCTEON_IS_MODEL(OCTEON_CN78XX))
			return 0x0001280010400000ull + (offset) * 8;
	}
	return 0x0001280010400000ull + (offset) * 8;
}

#define CVMX_FPA_QUE0_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(0)
#define CVMX_FPA_QUE1_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(1)
#define CVMX_FPA_QUE2_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(2)
#define CVMX_FPA_QUE3_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(3)
#define CVMX_FPA_QUE4_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(4)
#define CVMX_FPA_QUE5_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(5)
#define CVMX_FPA_QUE6_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(6)
#define CVMX_FPA_QUE7_PAGE_INDEX	 CVMX_FPA_QUEX_PAGE_INDEX(7)
#define CVMX_FPA_QUE8_PAGE_INDEX	 (0x0001180028000250ull)
#define CVMX_FPA_QUEX_AVAILABLE(offset)	 (0x0001180028000098ull + ((offset) & 15) * 8)
#define CVMX_FPA_QUEX_PAGE_INDEX(offset) (0x00011800280000F0ull + ((offset) & 7) * 8)
#define CVMX_FPA_QUE_ACT		 (0x0001180028000138ull)
#define CVMX_FPA_QUE_EXP		 (0x0001180028000130ull)
#define CVMX_FPA_RD_LATENCY_PC		 (0x0001280000000610ull)
#define CVMX_FPA_RD_REQ_PC		 (0x0001280000000600ull)
#define CVMX_FPA_RED_DELAY		 (0x0001280000000100ull)
#define CVMX_FPA_SFT_RST		 (0x0001280000000000ull)
#define CVMX_FPA_WART_CTL		 (0x00011800280000D8ull)
#define CVMX_FPA_WART_STATUS		 (0x00011800280000E0ull)
#define CVMX_FPA_WQE_THRESHOLD		 (0x0001180028000468ull)

/**
 * cvmx_fpa_addr_range_error
 *
 * When any FPA_POOL()_INT[RANGE] error occurs, this register is latched with additional
 * error information.
 */
union cvmx_fpa_addr_range_error {
	u64 u64;
	struct cvmx_fpa_addr_range_error_s {
		u64 reserved_0_63 : 64;
	} s;
	struct cvmx_fpa_addr_range_error_cn61xx {
		u64 reserved_38_63 : 26;
		u64 pool : 5;
		u64 addr : 33;
	} cn61xx;
	struct cvmx_fpa_addr_range_error_cn61xx cn66xx;
	struct cvmx_fpa_addr_range_error_cn61xx cn68xx;
	struct cvmx_fpa_addr_range_error_cn61xx cn68xxp1;
	struct cvmx_fpa_addr_range_error_cn61xx cn70xx;
	struct cvmx_fpa_addr_range_error_cn61xx cn70xxp1;
	struct cvmx_fpa_addr_range_error_cn73xx {
		u64 reserved_54_63 : 10;
		u64 pool : 6;
		u64 reserved_42_47 : 6;
		u64 addr : 42;
	} cn73xx;
	struct cvmx_fpa_addr_range_error_cn73xx cn78xx;
	struct cvmx_fpa_addr_range_error_cn73xx cn78xxp1;
	struct cvmx_fpa_addr_range_error_cn61xx cnf71xx;
	struct cvmx_fpa_addr_range_error_cn73xx cnf75xx;
};

typedef union cvmx_fpa_addr_range_error cvmx_fpa_addr_range_error_t;

/**
 * cvmx_fpa_aura#_cfg
 *
 * This register configures aura backpressure, etc.
 *
 */
union cvmx_fpa_aurax_cfg {
	u64 u64;
	struct cvmx_fpa_aurax_cfg_s {
		u64 reserved_10_63 : 54;
		u64 ptr_dis : 1;
		u64 avg_con : 9;
	} s;
	struct cvmx_fpa_aurax_cfg_s cn73xx;
	struct cvmx_fpa_aurax_cfg_s cn78xx;
	struct cvmx_fpa_aurax_cfg_s cn78xxp1;
	struct cvmx_fpa_aurax_cfg_s cnf75xx;
};

typedef union cvmx_fpa_aurax_cfg cvmx_fpa_aurax_cfg_t;

/**
 * cvmx_fpa_aura#_cnt
 */
union cvmx_fpa_aurax_cnt {
	u64 u64;
	struct cvmx_fpa_aurax_cnt_s {
		u64 reserved_40_63 : 24;
		u64 cnt : 40;
	} s;
	struct cvmx_fpa_aurax_cnt_s cn73xx;
	struct cvmx_fpa_aurax_cnt_s cn78xx;
	struct cvmx_fpa_aurax_cnt_s cn78xxp1;
	struct cvmx_fpa_aurax_cnt_s cnf75xx;
};

typedef union cvmx_fpa_aurax_cnt cvmx_fpa_aurax_cnt_t;

/**
 * cvmx_fpa_aura#_cnt_add
 */
union cvmx_fpa_aurax_cnt_add {
	u64 u64;
	struct cvmx_fpa_aurax_cnt_add_s {
		u64 reserved_40_63 : 24;
		u64 cnt : 40;
	} s;
	struct cvmx_fpa_aurax_cnt_add_s cn73xx;
	struct cvmx_fpa_aurax_cnt_add_s cn78xx;
	struct cvmx_fpa_aurax_cnt_add_s cn78xxp1;
	struct cvmx_fpa_aurax_cnt_add_s cnf75xx;
};

typedef union cvmx_fpa_aurax_cnt_add cvmx_fpa_aurax_cnt_add_t;

/**
 * cvmx_fpa_aura#_cnt_levels
 */
union cvmx_fpa_aurax_cnt_levels {
	u64 u64;
	struct cvmx_fpa_aurax_cnt_levels_s {
		u64 reserved_41_63 : 23;
		u64 drop_dis : 1;
		u64 bp_ena : 1;
		u64 red_ena : 1;
		u64 shift : 6;
		u64 bp : 8;
		u64 drop : 8;
		u64 pass : 8;
		u64 level : 8;
	} s;
	struct cvmx_fpa_aurax_cnt_levels_s cn73xx;
	struct cvmx_fpa_aurax_cnt_levels_s cn78xx;
	struct cvmx_fpa_aurax_cnt_levels_s cn78xxp1;
	struct cvmx_fpa_aurax_cnt_levels_s cnf75xx;
};

typedef union cvmx_fpa_aurax_cnt_levels cvmx_fpa_aurax_cnt_levels_t;

/**
 * cvmx_fpa_aura#_cnt_limit
 */
union cvmx_fpa_aurax_cnt_limit {
	u64 u64;
	struct cvmx_fpa_aurax_cnt_limit_s {
		u64 reserved_40_63 : 24;
		u64 limit : 40;
	} s;
	struct cvmx_fpa_aurax_cnt_limit_s cn73xx;
	struct cvmx_fpa_aurax_cnt_limit_s cn78xx;
	struct cvmx_fpa_aurax_cnt_limit_s cn78xxp1;
	struct cvmx_fpa_aurax_cnt_limit_s cnf75xx;
};

typedef union cvmx_fpa_aurax_cnt_limit cvmx_fpa_aurax_cnt_limit_t;

/**
 * cvmx_fpa_aura#_cnt_threshold
 */
union cvmx_fpa_aurax_cnt_threshold {
	u64 u64;
	struct cvmx_fpa_aurax_cnt_threshold_s {
		u64 reserved_40_63 : 24;
		u64 thresh : 40;
	} s;
	struct cvmx_fpa_aurax_cnt_threshold_s cn73xx;
	struct cvmx_fpa_aurax_cnt_threshold_s cn78xx;
	struct cvmx_fpa_aurax_cnt_threshold_s cn78xxp1;
	struct cvmx_fpa_aurax_cnt_threshold_s cnf75xx;
};

typedef union cvmx_fpa_aurax_cnt_threshold cvmx_fpa_aurax_cnt_threshold_t;

/**
 * cvmx_fpa_aura#_int
 */
union cvmx_fpa_aurax_int {
	u64 u64;
	struct cvmx_fpa_aurax_int_s {
		u64 reserved_1_63 : 63;
		u64 thresh : 1;
	} s;
	struct cvmx_fpa_aurax_int_s cn73xx;
	struct cvmx_fpa_aurax_int_s cn78xx;
	struct cvmx_fpa_aurax_int_s cn78xxp1;
	struct cvmx_fpa_aurax_int_s cnf75xx;
};

typedef union cvmx_fpa_aurax_int cvmx_fpa_aurax_int_t;

/**
 * cvmx_fpa_aura#_pool
 *
 * Provides the mapping from each aura to the pool number.
 *
 */
union cvmx_fpa_aurax_pool {
	u64 u64;
	struct cvmx_fpa_aurax_pool_s {
		u64 reserved_6_63 : 58;
		u64 pool : 6;
	} s;
	struct cvmx_fpa_aurax_pool_s cn73xx;
	struct cvmx_fpa_aurax_pool_s cn78xx;
	struct cvmx_fpa_aurax_pool_s cn78xxp1;
	struct cvmx_fpa_aurax_pool_s cnf75xx;
};

typedef union cvmx_fpa_aurax_pool cvmx_fpa_aurax_pool_t;

/**
 * cvmx_fpa_aura#_pool_levels
 */
union cvmx_fpa_aurax_pool_levels {
	u64 u64;
	struct cvmx_fpa_aurax_pool_levels_s {
		u64 reserved_41_63 : 23;
		u64 drop_dis : 1;
		u64 bp_ena : 1;
		u64 red_ena : 1;
		u64 shift : 6;
		u64 bp : 8;
		u64 drop : 8;
		u64 pass : 8;
		u64 level : 8;
	} s;
	struct cvmx_fpa_aurax_pool_levels_s cn73xx;
	struct cvmx_fpa_aurax_pool_levels_s cn78xx;
	struct cvmx_fpa_aurax_pool_levels_s cn78xxp1;
	struct cvmx_fpa_aurax_pool_levels_s cnf75xx;
};

typedef union cvmx_fpa_aurax_pool_levels cvmx_fpa_aurax_pool_levels_t;

/**
 * cvmx_fpa_bist_status
 *
 * This register provides the result of the BIST run on the FPA memories.
 *
 */
union cvmx_fpa_bist_status {
	u64 u64;
	struct cvmx_fpa_bist_status_s {
		u64 reserved_0_63 : 64;
	} s;
	struct cvmx_fpa_bist_status_cn30xx {
		u64 reserved_5_63 : 59;
		u64 frd : 1;
		u64 fpf0 : 1;
		u64 fpf1 : 1;
		u64 ffr : 1;
		u64 fdr : 1;
	} cn30xx;
	struct cvmx_fpa_bist_status_cn30xx cn31xx;
	struct cvmx_fpa_bist_status_cn30xx cn38xx;
	struct cvmx_fpa_bist_status_cn30xx cn38xxp2;
	struct cvmx_fpa_bist_status_cn30xx cn50xx;
	struct cvmx_fpa_bist_status_cn30xx cn52xx;
	struct cvmx_fpa_bist_status_cn30xx cn52xxp1;
	struct cvmx_fpa_bist_status_cn30xx cn56xx;
	struct cvmx_fpa_bist_status_cn30xx cn56xxp1;
	struct cvmx_fpa_bist_status_cn30xx cn58xx;
	struct cvmx_fpa_bist_status_cn30xx cn58xxp1;
	struct cvmx_fpa_bist_status_cn30xx cn61xx;
	struct cvmx_fpa_bist_status_cn30xx cn63xx;
	struct cvmx_fpa_bist_status_cn30xx cn63xxp1;
	struct cvmx_fpa_bist_status_cn30xx cn66xx;
	struct cvmx_fpa_bist_status_cn30xx cn68xx;
	struct cvmx_fpa_bist_status_cn30xx cn68xxp1;
	struct cvmx_fpa_bist_status_cn30xx cn70xx;
	struct cvmx_fpa_bist_status_cn30xx cn70xxp1;
	struct cvmx_fpa_bist_status_cn73xx {
		u64 reserved_38_63 : 26;
		u64 status : 38;
	} cn73xx;
	struct cvmx_fpa_bist_status_cn73xx cn78xx;
	struct cvmx_fpa_bist_status_cn73xx cn78xxp1;
	struct cvmx_fpa_bist_status_cn30xx cnf71xx;
	struct cvmx_fpa_bist_status_cn73xx cnf75xx;
};

typedef union cvmx_fpa_bist_status cvmx_fpa_bist_status_t;

/**
 * cvmx_fpa_clk_count
 *
 * This register counts the number of coprocessor-clock cycles since the deassertion of reset.
 *
 */
union cvmx_fpa_clk_count {
	u64 u64;
	struct cvmx_fpa_clk_count_s {
		u64 clk_cnt : 64;
	} s;
	struct cvmx_fpa_clk_count_s cn73xx;
	struct cvmx_fpa_clk_count_s cn78xx;
	struct cvmx_fpa_clk_count_s cn78xxp1;
	struct cvmx_fpa_clk_count_s cnf75xx;
};

typedef union cvmx_fpa_clk_count cvmx_fpa_clk_count_t;

/**
 * cvmx_fpa_ctl_status
 *
 * The FPA's interrupt enable register.
 *
 */
union cvmx_fpa_ctl_status {
	u64 u64;
	struct cvmx_fpa_ctl_status_s {
		u64 reserved_21_63 : 43;
		u64 free_en : 1;
		u64 ret_off : 1;
		u64 req_off : 1;
		u64 reset : 1;
		u64 use_ldt : 1;
		u64 use_stt : 1;
		u64 enb : 1;
		u64 mem1_err : 7;
		u64 mem0_err : 7;
	} s;
	struct cvmx_fpa_ctl_status_cn30xx {
		u64 reserved_18_63 : 46;
		u64 reset : 1;
		u64 use_ldt : 1;
		u64 use_stt : 1;
		u64 enb : 1;
		u64 mem1_err : 7;
		u64 mem0_err : 7;
	} cn30xx;
	struct cvmx_fpa_ctl_status_cn30xx cn31xx;
	struct cvmx_fpa_ctl_status_cn30xx cn38xx;
	struct cvmx_fpa_ctl_status_cn30xx cn38xxp2;
	struct cvmx_fpa_ctl_status_cn30xx cn50xx;
	struct cvmx_fpa_ctl_status_cn30xx cn52xx;
	struct cvmx_fpa_ctl_status_cn30xx cn52xxp1;
	struct cvmx_fpa_ctl_status_cn30xx cn56xx;
	struct cvmx_fpa_ctl_status_cn30xx cn56xxp1;
	struct cvmx_fpa_ctl_status_cn30xx cn58xx;
	struct cvmx_fpa_ctl_status_cn30xx cn58xxp1;
	struct cvmx_fpa_ctl_status_s cn61xx;
	struct cvmx_fpa_ctl_status_s cn63xx;
	struct cvmx_fpa_ctl_status_cn30xx cn63xxp1;
	struct cvmx_fpa_ctl_status_s cn66xx;
	struct cvmx_fpa_ctl_status_s cn68xx;
	struct cvmx_fpa_ctl_status_s cn68xxp1;
	struct cvmx_fpa_ctl_status_s cn70xx;
	struct cvmx_fpa_ctl_status_s cn70xxp1;
	struct cvmx_fpa_ctl_status_s cnf71xx;
};

typedef union cvmx_fpa_ctl_status cvmx_fpa_ctl_status_t;

/**
 * cvmx_fpa_ecc_ctl
 *
 * This register allows inserting ECC errors for testing.
 *
 */
union cvmx_fpa_ecc_ctl {
	u64 u64;
	struct cvmx_fpa_ecc_ctl_s {
		u64 reserved_62_63 : 2;
		u64 ram_flip1 : 20;
		u64 reserved_41_41 : 1;
		u64 ram_flip0 : 20;
		u64 reserved_20_20 : 1;
		u64 ram_cdis : 20;
	} s;
	struct cvmx_fpa_ecc_ctl_s cn73xx;
	struct cvmx_fpa_ecc_ctl_s cn78xx;
	struct cvmx_fpa_ecc_ctl_s cn78xxp1;
	struct cvmx_fpa_ecc_ctl_s cnf75xx;
};

typedef union cvmx_fpa_ecc_ctl cvmx_fpa_ecc_ctl_t;

/**
 * cvmx_fpa_ecc_int
 *
 * This register contains ECC error interrupt summary bits.
 *
 */
union cvmx_fpa_ecc_int {
	u64 u64;
	struct cvmx_fpa_ecc_int_s {
		u64 reserved_52_63 : 12;
		u64 ram_dbe : 20;
		u64 reserved_20_31 : 12;
		u64 ram_sbe : 20;
	} s;
	struct cvmx_fpa_ecc_int_s cn73xx;
	struct cvmx_fpa_ecc_int_s cn78xx;
	struct cvmx_fpa_ecc_int_s cn78xxp1;
	struct cvmx_fpa_ecc_int_s cnf75xx;
};

typedef union cvmx_fpa_ecc_int cvmx_fpa_ecc_int_t;

/**
 * cvmx_fpa_err_int
 *
 * This register contains the global (non-pool) error interrupt summary bits of the FPA.
 *
 */
union cvmx_fpa_err_int {
	u64 u64;
	struct cvmx_fpa_err_int_s {
		u64 reserved_4_63 : 60;
		u64 hw_sub : 1;
		u64 hw_add : 1;
		u64 cnt_sub : 1;
		u64 cnt_add : 1;
	} s;
	struct cvmx_fpa_err_int_s cn73xx;
	struct cvmx_fpa_err_int_s cn78xx;
	struct cvmx_fpa_err_int_s cn78xxp1;
	struct cvmx_fpa_err_int_s cnf75xx;
};

typedef union cvmx_fpa_err_int cvmx_fpa_err_int_t;

/**
 * cvmx_fpa_fpf#_marks
 *
 * "The high and low watermark register that determines when we write and read free pages from
 * L2C
 * for Queue 1. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
 * value
 * is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
 */
union cvmx_fpa_fpfx_marks {
	u64 u64;
	struct cvmx_fpa_fpfx_marks_s {
		u64 reserved_22_63 : 42;
		u64 fpf_wr : 11;
		u64 fpf_rd : 11;
	} s;
	struct cvmx_fpa_fpfx_marks_s cn38xx;
	struct cvmx_fpa_fpfx_marks_s cn38xxp2;
	struct cvmx_fpa_fpfx_marks_s cn56xx;
	struct cvmx_fpa_fpfx_marks_s cn56xxp1;
	struct cvmx_fpa_fpfx_marks_s cn58xx;
	struct cvmx_fpa_fpfx_marks_s cn58xxp1;
	struct cvmx_fpa_fpfx_marks_s cn61xx;
	struct cvmx_fpa_fpfx_marks_s cn63xx;
	struct cvmx_fpa_fpfx_marks_s cn63xxp1;
	struct cvmx_fpa_fpfx_marks_s cn66xx;
	struct cvmx_fpa_fpfx_marks_s cn68xx;
	struct cvmx_fpa_fpfx_marks_s cn68xxp1;
	struct cvmx_fpa_fpfx_marks_s cn70xx;
	struct cvmx_fpa_fpfx_marks_s cn70xxp1;
	struct cvmx_fpa_fpfx_marks_s cnf71xx;
};

typedef union cvmx_fpa_fpfx_marks cvmx_fpa_fpfx_marks_t;

/**
 * cvmx_fpa_fpf#_size
 *
 * "FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size
 * The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
 * assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
 * The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048."
 */
union cvmx_fpa_fpfx_size {
	u64 u64;
	struct cvmx_fpa_fpfx_size_s {
		u64 reserved_11_63 : 53;
		u64 fpf_siz : 11;
	} s;
	struct cvmx_fpa_fpfx_size_s cn38xx;
	struct cvmx_fpa_fpfx_size_s cn38xxp2;
	struct cvmx_fpa_fpfx_size_s cn56xx;
	struct cvmx_fpa_fpfx_size_s cn56xxp1;
	struct cvmx_fpa_fpfx_size_s cn58xx;
	struct cvmx_fpa_fpfx_size_s cn58xxp1;
	struct cvmx_fpa_fpfx_size_s cn61xx;
	struct cvmx_fpa_fpfx_size_s cn63xx;
	struct cvmx_fpa_fpfx_size_s cn63xxp1;
	struct cvmx_fpa_fpfx_size_s cn66xx;
	struct cvmx_fpa_fpfx_size_s cn68xx;
	struct cvmx_fpa_fpfx_size_s cn68xxp1;
	struct cvmx_fpa_fpfx_size_s cn70xx;
	struct cvmx_fpa_fpfx_size_s cn70xxp1;
	struct cvmx_fpa_fpfx_size_s cnf71xx;
};

typedef union cvmx_fpa_fpfx_size cvmx_fpa_fpfx_size_t;

/**
 * cvmx_fpa_fpf0_marks
 *
 * "The high and low watermark register that determines when we write and read free pages from
 * L2C
 * for Queue 0. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
 * value
 * is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
 */
union cvmx_fpa_fpf0_marks {
	u64 u64;
	struct cvmx_fpa_fpf0_marks_s {
		u64 reserved_24_63 : 40;
		u64 fpf_wr : 12;
		u64 fpf_rd : 12;
	} s;
	struct cvmx_fpa_fpf0_marks_s cn38xx;
	struct cvmx_fpa_fpf0_marks_s cn38xxp2;
	struct cvmx_fpa_fpf0_marks_s cn56xx;
	struct cvmx_fpa_fpf0_marks_s cn56xxp1;
	struct cvmx_fpa_fpf0_marks_s cn58xx;
	struct cvmx_fpa_fpf0_marks_s cn58xxp1;
	struct cvmx_fpa_fpf0_marks_s cn61xx;
	struct cvmx_fpa_fpf0_marks_s cn63xx;
	struct cvmx_fpa_fpf0_marks_s cn63xxp1;
	struct cvmx_fpa_fpf0_marks_s cn66xx;
	struct cvmx_fpa_fpf0_marks_s cn68xx;
	struct cvmx_fpa_fpf0_marks_s cn68xxp1;
	struct cvmx_fpa_fpf0_marks_s cn70xx;
	struct cvmx_fpa_fpf0_marks_s cn70xxp1;
	struct cvmx_fpa_fpf0_marks_s cnf71xx;
};

typedef union cvmx_fpa_fpf0_marks cvmx_fpa_fpf0_marks_t;

/**
 * cvmx_fpa_fpf0_size
 *
 * "The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
 * assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
 * The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048."
 */
union cvmx_fpa_fpf0_size {
	u64 u64;
	struct cvmx_fpa_fpf0_size_s {
		u64 reserved_12_63 : 52;
		u64 fpf_siz : 12;
	} s;
	struct cvmx_fpa_fpf0_size_s cn38xx;
	struct cvmx_fpa_fpf0_size_s cn38xxp2;
	struct cvmx_fpa_fpf0_size_s cn56xx;
	struct cvmx_fpa_fpf0_size_s cn56xxp1;
	struct cvmx_fpa_fpf0_size_s cn58xx;
	struct cvmx_fpa_fpf0_size_s cn58xxp1;
	struct cvmx_fpa_fpf0_size_s cn61xx;
	struct cvmx_fpa_fpf0_size_s cn63xx;
	struct cvmx_fpa_fpf0_size_s cn63xxp1;
	struct cvmx_fpa_fpf0_size_s cn66xx;
	struct cvmx_fpa_fpf0_size_s cn68xx;
	struct cvmx_fpa_fpf0_size_s cn68xxp1;
	struct cvmx_fpa_fpf0_size_s cn70xx;
	struct cvmx_fpa_fpf0_size_s cn70xxp1;
	struct cvmx_fpa_fpf0_size_s cnf71xx;
};

typedef union cvmx_fpa_fpf0_size cvmx_fpa_fpf0_size_t;

/**
 * cvmx_fpa_fpf8_marks
 *
 * Reserved through 0x238 for additional thresholds
 *
 *                  FPA_FPF8_MARKS = FPA's Queue 8 Free Page FIFO Read Write Marks
 *
 * The high and low watermark register that determines when we write and read free pages from L2C
 * for Queue 8. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend value
 * is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)
 */
union cvmx_fpa_fpf8_marks {
	u64 u64;
	struct cvmx_fpa_fpf8_marks_s {
		u64 reserved_22_63 : 42;
		u64 fpf_wr : 11;
		u64 fpf_rd : 11;
	} s;
	struct cvmx_fpa_fpf8_marks_s cn68xx;
	struct cvmx_fpa_fpf8_marks_s cn68xxp1;
};

typedef union cvmx_fpa_fpf8_marks cvmx_fpa_fpf8_marks_t;

/**
 * cvmx_fpa_fpf8_size
 *
 * FPA_FPF8_SIZE = FPA's Queue 8 Free Page FIFO Size
 *
 * The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
 * assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
 * The sum of the 9 (0-8) FPA_FPF#_SIZE registers must be limited to 2048.
 */
union cvmx_fpa_fpf8_size {
	u64 u64;
	struct cvmx_fpa_fpf8_size_s {
		u64 reserved_12_63 : 52;
		u64 fpf_siz : 12;
	} s;
	struct cvmx_fpa_fpf8_size_s cn68xx;
	struct cvmx_fpa_fpf8_size_s cn68xxp1;
};

typedef union cvmx_fpa_fpf8_size cvmx_fpa_fpf8_size_t;

/**
 * cvmx_fpa_gen_cfg
 *
 * This register provides FPA control and status information.
 *
 */
union cvmx_fpa_gen_cfg {
	u64 u64;
	struct cvmx_fpa_gen_cfg_s {
		u64 reserved_12_63 : 52;
		u64 halfrate : 1;
		u64 ocla_bp : 1;
		u64 lvl_dly : 6;
		u64 pools : 2;
		u64 avg_en : 1;
		u64 clk_override : 1;
	} s;
	struct cvmx_fpa_gen_cfg_s cn73xx;
	struct cvmx_fpa_gen_cfg_s cn78xx;
	struct cvmx_fpa_gen_cfg_s cn78xxp1;
	struct cvmx_fpa_gen_cfg_s cnf75xx;
};

typedef union cvmx_fpa_gen_cfg cvmx_fpa_gen_cfg_t;

/**
 * cvmx_fpa_int_enb
 *
 * The FPA's interrupt enable register.
 *
 */
union cvmx_fpa_int_enb {
	u64 u64;
	struct cvmx_fpa_int_enb_s {
		u64 reserved_50_63 : 14;
		u64 paddr_e : 1;
		u64 reserved_44_48 : 5;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} s;
	struct cvmx_fpa_int_enb_cn30xx {
		u64 reserved_28_63 : 36;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn30xx;
	struct cvmx_fpa_int_enb_cn30xx cn31xx;
	struct cvmx_fpa_int_enb_cn30xx cn38xx;
	struct cvmx_fpa_int_enb_cn30xx cn38xxp2;
	struct cvmx_fpa_int_enb_cn30xx cn50xx;
	struct cvmx_fpa_int_enb_cn30xx cn52xx;
	struct cvmx_fpa_int_enb_cn30xx cn52xxp1;
	struct cvmx_fpa_int_enb_cn30xx cn56xx;
	struct cvmx_fpa_int_enb_cn30xx cn56xxp1;
	struct cvmx_fpa_int_enb_cn30xx cn58xx;
	struct cvmx_fpa_int_enb_cn30xx cn58xxp1;
	struct cvmx_fpa_int_enb_cn61xx {
		u64 reserved_50_63 : 14;
		u64 paddr_e : 1;
		u64 res_44 : 5;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn61xx;
	struct cvmx_fpa_int_enb_cn63xx {
		u64 reserved_44_63 : 20;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn63xx;
	struct cvmx_fpa_int_enb_cn30xx cn63xxp1;
	struct cvmx_fpa_int_enb_cn61xx cn66xx;
	struct cvmx_fpa_int_enb_cn68xx {
		u64 reserved_50_63 : 14;
		u64 paddr_e : 1;
		u64 pool8th : 1;
		u64 q8_perr : 1;
		u64 q8_coff : 1;
		u64 q8_und : 1;
		u64 free8 : 1;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn68xx;
	struct cvmx_fpa_int_enb_cn68xx cn68xxp1;
	struct cvmx_fpa_int_enb_cn61xx cn70xx;
	struct cvmx_fpa_int_enb_cn61xx cn70xxp1;
	struct cvmx_fpa_int_enb_cn61xx cnf71xx;
};

typedef union cvmx_fpa_int_enb cvmx_fpa_int_enb_t;

/**
 * cvmx_fpa_int_sum
 *
 * Contains the different interrupt summary bits of the FPA.
 *
 */
union cvmx_fpa_int_sum {
	u64 u64;
	struct cvmx_fpa_int_sum_s {
		u64 reserved_50_63 : 14;
		u64 paddr_e : 1;
		u64 pool8th : 1;
		u64 q8_perr : 1;
		u64 q8_coff : 1;
		u64 q8_und : 1;
		u64 free8 : 1;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} s;
	struct cvmx_fpa_int_sum_cn30xx {
		u64 reserved_28_63 : 36;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn30xx;
	struct cvmx_fpa_int_sum_cn30xx cn31xx;
	struct cvmx_fpa_int_sum_cn30xx cn38xx;
	struct cvmx_fpa_int_sum_cn30xx cn38xxp2;
	struct cvmx_fpa_int_sum_cn30xx cn50xx;
	struct cvmx_fpa_int_sum_cn30xx cn52xx;
	struct cvmx_fpa_int_sum_cn30xx cn52xxp1;
	struct cvmx_fpa_int_sum_cn30xx cn56xx;
	struct cvmx_fpa_int_sum_cn30xx cn56xxp1;
	struct cvmx_fpa_int_sum_cn30xx cn58xx;
	struct cvmx_fpa_int_sum_cn30xx cn58xxp1;
	struct cvmx_fpa_int_sum_cn61xx {
		u64 reserved_50_63 : 14;
		u64 paddr_e : 1;
		u64 reserved_44_48 : 5;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn61xx;
	struct cvmx_fpa_int_sum_cn63xx {
		u64 reserved_44_63 : 20;
		u64 free7 : 1;
		u64 free6 : 1;
		u64 free5 : 1;
		u64 free4 : 1;
		u64 free3 : 1;
		u64 free2 : 1;
		u64 free1 : 1;
		u64 free0 : 1;
		u64 pool7th : 1;
		u64 pool6th : 1;
		u64 pool5th : 1;
		u64 pool4th : 1;
		u64 pool3th : 1;
		u64 pool2th : 1;
		u64 pool1th : 1;
		u64 pool0th : 1;
		u64 q7_perr : 1;
		u64 q7_coff : 1;
		u64 q7_und : 1;
		u64 q6_perr : 1;
		u64 q6_coff : 1;
		u64 q6_und : 1;
		u64 q5_perr : 1;
		u64 q5_coff : 1;
		u64 q5_und : 1;
		u64 q4_perr : 1;
		u64 q4_coff : 1;
		u64 q4_und : 1;
		u64 q3_perr : 1;
		u64 q3_coff : 1;
		u64 q3_und : 1;
		u64 q2_perr : 1;
		u64 q2_coff : 1;
		u64 q2_und : 1;
		u64 q1_perr : 1;
		u64 q1_coff : 1;
		u64 q1_und : 1;
		u64 q0_perr : 1;
		u64 q0_coff : 1;
		u64 q0_und : 1;
		u64 fed1_dbe : 1;
		u64 fed1_sbe : 1;
		u64 fed0_dbe : 1;
		u64 fed0_sbe : 1;
	} cn63xx;
	struct cvmx_fpa_int_sum_cn30xx cn63xxp1;
	struct cvmx_fpa_int_sum_cn61xx cn66xx;
	struct cvmx_fpa_int_sum_s cn68xx;
	struct cvmx_fpa_int_sum_s cn68xxp1;
	struct cvmx_fpa_int_sum_cn61xx cn70xx;
	struct cvmx_fpa_int_sum_cn61xx cn70xxp1;
	struct cvmx_fpa_int_sum_cn61xx cnf71xx;
};

typedef union cvmx_fpa_int_sum cvmx_fpa_int_sum_t;

/**
 * cvmx_fpa_packet_threshold
 *
 * When the value of FPA_QUE0_AVAILABLE[QUE_SIZ] is Less than the value of this register a low
 * pool count signal is sent to the
 * PCIe packet instruction engine (to make it stop reading instructions) and to the Packet-
 * Arbiter informing it to not give grants
 * to packets MAC with the exception of the PCIe MAC.
 */
union cvmx_fpa_packet_threshold {
	u64 u64;
	struct cvmx_fpa_packet_threshold_s {
		u64 reserved_32_63 : 32;
		u64 thresh : 32;
	} s;
	struct cvmx_fpa_packet_threshold_s cn61xx;
	struct cvmx_fpa_packet_threshold_s cn63xx;
	struct cvmx_fpa_packet_threshold_s cn66xx;
	struct cvmx_fpa_packet_threshold_s cn68xx;
	struct cvmx_fpa_packet_threshold_s cn68xxp1;
	struct cvmx_fpa_packet_threshold_s cn70xx;
	struct cvmx_fpa_packet_threshold_s cn70xxp1;
	struct cvmx_fpa_packet_threshold_s cnf71xx;
};

typedef union cvmx_fpa_packet_threshold cvmx_fpa_packet_threshold_t;

/**
 * cvmx_fpa_pool#_available
 */
union cvmx_fpa_poolx_available {
	u64 u64;
	struct cvmx_fpa_poolx_available_s {
		u64 reserved_36_63 : 28;
		u64 count : 36;
	} s;
	struct cvmx_fpa_poolx_available_s cn73xx;
	struct cvmx_fpa_poolx_available_s cn78xx;
	struct cvmx_fpa_poolx_available_s cn78xxp1;
	struct cvmx_fpa_poolx_available_s cnf75xx;
};

typedef union cvmx_fpa_poolx_available cvmx_fpa_poolx_available_t;

/**
 * cvmx_fpa_pool#_cfg
 */
union cvmx_fpa_poolx_cfg {
	u64 u64;
	struct cvmx_fpa_poolx_cfg_s {
		u64 reserved_43_63 : 21;
		u64 buf_size : 11;
		u64 reserved_31_31 : 1;
		u64 buf_offset : 15;
		u64 reserved_5_15 : 11;
		u64 l_type : 2;
		u64 s_type : 1;
		u64 nat_align : 1;
		u64 ena : 1;
	} s;
	struct cvmx_fpa_poolx_cfg_s cn73xx;
	struct cvmx_fpa_poolx_cfg_s cn78xx;
	struct cvmx_fpa_poolx_cfg_s cn78xxp1;
	struct cvmx_fpa_poolx_cfg_s cnf75xx;
};

typedef union cvmx_fpa_poolx_cfg cvmx_fpa_poolx_cfg_t;

/**
 * cvmx_fpa_pool#_end_addr
 *
 * Pointers sent to this pool after alignment must be equal to or less than this address.
 *
 */
union cvmx_fpa_poolx_end_addr {
	u64 u64;
	struct cvmx_fpa_poolx_end_addr_s {
		u64 reserved_0_63 : 64;
	} s;
	struct cvmx_fpa_poolx_end_addr_cn61xx {
		u64 reserved_33_63 : 31;
		u64 addr : 33;
	} cn61xx;
	struct cvmx_fpa_poolx_end_addr_cn61xx cn66xx;
	struct cvmx_fpa_poolx_end_addr_cn61xx cn68xx;
	struct cvmx_fpa_poolx_end_addr_cn61xx cn68xxp1;
	struct cvmx_fpa_poolx_end_addr_cn61xx cn70xx;
	struct cvmx_fpa_poolx_end_addr_cn61xx cn70xxp1;
	struct cvmx_fpa_poolx_end_addr_cn73xx {
		u64 reserved_42_63 : 22;
		u64 addr : 35;
		u64 reserved_0_6 : 7;
	} cn73xx;
	struct cvmx_fpa_poolx_end_addr_cn73xx cn78xx;
	struct cvmx_fpa_poolx_end_addr_cn73xx cn78xxp1;
	struct cvmx_fpa_poolx_end_addr_cn61xx cnf71xx;
	struct cvmx_fpa_poolx_end_addr_cn73xx cnf75xx;
};

typedef union cvmx_fpa_poolx_end_addr cvmx_fpa_poolx_end_addr_t;

/**
 * cvmx_fpa_pool#_fpf_marks
 *
 * The low watermark register that determines when we read free pages from L2C.
 *
 */
union cvmx_fpa_poolx_fpf_marks {
	u64 u64;
	struct cvmx_fpa_poolx_fpf_marks_s {
		u64 reserved_27_63 : 37;
		u64 fpf_rd : 11;
		u64 reserved_11_15 : 5;
		u64 fpf_level : 11;
	} s;
	struct cvmx_fpa_poolx_fpf_marks_s cn73xx;
	struct cvmx_fpa_poolx_fpf_marks_s cn78xx;
	struct cvmx_fpa_poolx_fpf_marks_s cn78xxp1;
	struct cvmx_fpa_poolx_fpf_marks_s cnf75xx;
};

typedef union cvmx_fpa_poolx_fpf_marks cvmx_fpa_poolx_fpf_marks_t;

/**
 * cvmx_fpa_pool#_int
 *
 * This register indicates pool interrupts.
 *
 */
union cvmx_fpa_poolx_int {
	u64 u64;
	struct cvmx_fpa_poolx_int_s {
		u64 reserved_4_63 : 60;
		u64 thresh : 1;
		u64 range : 1;
		u64 crcerr : 1;
		u64 ovfls : 1;
	} s;
	struct cvmx_fpa_poolx_int_s cn73xx;
	struct cvmx_fpa_poolx_int_s cn78xx;
	struct cvmx_fpa_poolx_int_s cn78xxp1;
	struct cvmx_fpa_poolx_int_s cnf75xx;
};

typedef union cvmx_fpa_poolx_int cvmx_fpa_poolx_int_t;

/**
 * cvmx_fpa_pool#_op_pc
 */
union cvmx_fpa_poolx_op_pc {
	u64 u64;
	struct cvmx_fpa_poolx_op_pc_s {
		u64 count : 64;
	} s;
	struct cvmx_fpa_poolx_op_pc_s cn73xx;
	struct cvmx_fpa_poolx_op_pc_s cn78xx;
	struct cvmx_fpa_poolx_op_pc_s cn78xxp1;
	struct cvmx_fpa_poolx_op_pc_s cnf75xx;
};

typedef union cvmx_fpa_poolx_op_pc cvmx_fpa_poolx_op_pc_t;

/**
 * cvmx_fpa_pool#_stack_addr
 */
union cvmx_fpa_poolx_stack_addr {
	u64 u64;
	struct cvmx_fpa_poolx_stack_addr_s {
		u64 reserved_42_63 : 22;
		u64 addr : 35;
		u64 reserved_0_6 : 7;
	} s;
	struct cvmx_fpa_poolx_stack_addr_s cn73xx;
	struct cvmx_fpa_poolx_stack_addr_s cn78xx;
	struct cvmx_fpa_poolx_stack_addr_s cn78xxp1;
	struct cvmx_fpa_poolx_stack_addr_s cnf75xx;
};

typedef union cvmx_fpa_poolx_stack_addr cvmx_fpa_poolx_stack_addr_t;

/**
 * cvmx_fpa_pool#_stack_base
 */
union cvmx_fpa_poolx_stack_base {
	u64 u64;
	struct cvmx_fpa_poolx_stack_base_s {
		u64 reserved_42_63 : 22;
		u64 addr : 35;
		u64 reserved_0_6 : 7;
	} s;
	struct cvmx_fpa_poolx_stack_base_s cn73xx;
	struct cvmx_fpa_poolx_stack_base_s cn78xx;
	struct cvmx_fpa_poolx_stack_base_s cn78xxp1;
	struct cvmx_fpa_poolx_stack_base_s cnf75xx;
};

typedef union cvmx_fpa_poolx_stack_base cvmx_fpa_poolx_stack_base_t;

/**
 * cvmx_fpa_pool#_stack_end
 */
union cvmx_fpa_poolx_stack_end {
	u64 u64;
	struct cvmx_fpa_poolx_stack_end_s {
		u64 reserved_42_63 : 22;
		u64 addr : 35;
		u64 reserved_0_6 : 7;
	} s;
	struct cvmx_fpa_poolx_stack_end_s cn73xx;
	struct cvmx_fpa_poolx_stack_end_s cn78xx;
	struct cvmx_fpa_poolx_stack_end_s cn78xxp1;
	struct cvmx_fpa_poolx_stack_end_s cnf75xx;
};

typedef union cvmx_fpa_poolx_stack_end cvmx_fpa_poolx_stack_end_t;

/**
 * cvmx_fpa_pool#_start_addr
 *
 * Pointers sent to this pool after alignment must be equal to or greater than this address.
 *
 */
union cvmx_fpa_poolx_start_addr {
	u64 u64;
	struct cvmx_fpa_poolx_start_addr_s {
		u64 reserved_0_63 : 64;
	} s;
	struct cvmx_fpa_poolx_start_addr_cn61xx {
		u64 reserved_33_63 : 31;
		u64 addr : 33;
	} cn61xx;
	struct cvmx_fpa_poolx_start_addr_cn61xx cn66xx;
	struct cvmx_fpa_poolx_start_addr_cn61xx cn68xx;
	struct cvmx_fpa_poolx_start_addr_cn61xx cn68xxp1;
	struct cvmx_fpa_poolx_start_addr_cn61xx cn70xx;
	struct cvmx_fpa_poolx_start_addr_cn61xx cn70xxp1;
	struct cvmx_fpa_poolx_start_addr_cn73xx {
		u64 reserved_42_63 : 22;
		u64 addr : 35;
		u64 reserved_0_6 : 7;
	} cn73xx;
	struct cvmx_fpa_poolx_start_addr_cn73xx cn78xx;
	struct cvmx_fpa_poolx_start_addr_cn73xx cn78xxp1;
	struct cvmx_fpa_poolx_start_addr_cn61xx cnf71xx;
	struct cvmx_fpa_poolx_start_addr_cn73xx cnf75xx;
};

typedef union cvmx_fpa_poolx_start_addr cvmx_fpa_poolx_start_addr_t;

/**
 * cvmx_fpa_pool#_threshold
 *
 * FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold
 * When the value of FPA_QUEX_AVAILABLE is equal to FPA_POOLX_THRESHOLD[THRESH] when a pointer is
 * allocated
 * or deallocated, set interrupt FPA_INT_SUM[POOLXTH].
 */
union cvmx_fpa_poolx_threshold {
	u64 u64;
	struct cvmx_fpa_poolx_threshold_s {
		u64 reserved_36_63 : 28;
		u64 thresh : 36;
	} s;
	struct cvmx_fpa_poolx_threshold_cn61xx {
		u64 reserved_29_63 : 35;
		u64 thresh : 29;
	} cn61xx;
	struct cvmx_fpa_poolx_threshold_cn61xx cn63xx;
	struct cvmx_fpa_poolx_threshold_cn61xx cn66xx;
	struct cvmx_fpa_poolx_threshold_cn68xx {
		u64 reserved_32_63 : 32;
		u64 thresh : 32;
	} cn68xx;
	struct cvmx_fpa_poolx_threshold_cn68xx cn68xxp1;
	struct cvmx_fpa_poolx_threshold_cn61xx cn70xx;
	struct cvmx_fpa_poolx_threshold_cn61xx cn70xxp1;
	struct cvmx_fpa_poolx_threshold_s cn73xx;
	struct cvmx_fpa_poolx_threshold_s cn78xx;
	struct cvmx_fpa_poolx_threshold_s cn78xxp1;
	struct cvmx_fpa_poolx_threshold_cn61xx cnf71xx;
	struct cvmx_fpa_poolx_threshold_s cnf75xx;
};

typedef union cvmx_fpa_poolx_threshold cvmx_fpa_poolx_threshold_t;

/**
 * cvmx_fpa_que#_available
 *
 * FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register
 * The number of page pointers that are available in the FPA and local DRAM.
 */
union cvmx_fpa_quex_available {
	u64 u64;
	struct cvmx_fpa_quex_available_s {
		u64 reserved_32_63 : 32;
		u64 que_siz : 32;
	} s;
	struct cvmx_fpa_quex_available_cn30xx {
		u64 reserved_29_63 : 35;
		u64 que_siz : 29;
	} cn30xx;
	struct cvmx_fpa_quex_available_cn30xx cn31xx;
	struct cvmx_fpa_quex_available_cn30xx cn38xx;
	struct cvmx_fpa_quex_available_cn30xx cn38xxp2;
	struct cvmx_fpa_quex_available_cn30xx cn50xx;
	struct cvmx_fpa_quex_available_cn30xx cn52xx;
	struct cvmx_fpa_quex_available_cn30xx cn52xxp1;
	struct cvmx_fpa_quex_available_cn30xx cn56xx;
	struct cvmx_fpa_quex_available_cn30xx cn56xxp1;
	struct cvmx_fpa_quex_available_cn30xx cn58xx;
	struct cvmx_fpa_quex_available_cn30xx cn58xxp1;
	struct cvmx_fpa_quex_available_cn30xx cn61xx;
	struct cvmx_fpa_quex_available_cn30xx cn63xx;
	struct cvmx_fpa_quex_available_cn30xx cn63xxp1;
	struct cvmx_fpa_quex_available_cn30xx cn66xx;
	struct cvmx_fpa_quex_available_s cn68xx;
	struct cvmx_fpa_quex_available_s cn68xxp1;
	struct cvmx_fpa_quex_available_cn30xx cn70xx;
	struct cvmx_fpa_quex_available_cn30xx cn70xxp1;
	struct cvmx_fpa_quex_available_cn30xx cnf71xx;
};

typedef union cvmx_fpa_quex_available cvmx_fpa_quex_available_t;

/**
 * cvmx_fpa_que#_page_index
 *
 * The present index page for queue 0 of the FPA.
 * This number reflects the number of pages of pointers that have been written to memory
 * for this queue.
 */
union cvmx_fpa_quex_page_index {
	u64 u64;
	struct cvmx_fpa_quex_page_index_s {
		u64 reserved_25_63 : 39;
		u64 pg_num : 25;
	} s;
	struct cvmx_fpa_quex_page_index_s cn30xx;
	struct cvmx_fpa_quex_page_index_s cn31xx;
	struct cvmx_fpa_quex_page_index_s cn38xx;
	struct cvmx_fpa_quex_page_index_s cn38xxp2;
	struct cvmx_fpa_quex_page_index_s cn50xx;
	struct cvmx_fpa_quex_page_index_s cn52xx;
	struct cvmx_fpa_quex_page_index_s cn52xxp1;
	struct cvmx_fpa_quex_page_index_s cn56xx;
	struct cvmx_fpa_quex_page_index_s cn56xxp1;
	struct cvmx_fpa_quex_page_index_s cn58xx;
	struct cvmx_fpa_quex_page_index_s cn58xxp1;
	struct cvmx_fpa_quex_page_index_s cn61xx;
	struct cvmx_fpa_quex_page_index_s cn63xx;
	struct cvmx_fpa_quex_page_index_s cn63xxp1;
	struct cvmx_fpa_quex_page_index_s cn66xx;
	struct cvmx_fpa_quex_page_index_s cn68xx;
	struct cvmx_fpa_quex_page_index_s cn68xxp1;
	struct cvmx_fpa_quex_page_index_s cn70xx;
	struct cvmx_fpa_quex_page_index_s cn70xxp1;
	struct cvmx_fpa_quex_page_index_s cnf71xx;
};

typedef union cvmx_fpa_quex_page_index cvmx_fpa_quex_page_index_t;

/**
 * cvmx_fpa_que8_page_index
 *
 * FPA_QUE8_PAGE_INDEX = FPA's Queue7 Page Index
 *
 * The present index page for queue 7 of the FPA.
 * This number reflects the number of pages of pointers that have been written to memory
 * for this queue.
 * Because the address space is 38-bits the number of 128 byte pages could cause this register value to wrap.
 */
union cvmx_fpa_que8_page_index {
	u64 u64;
	struct cvmx_fpa_que8_page_index_s {
		u64 reserved_25_63 : 39;
		u64 pg_num : 25;
	} s;
	struct cvmx_fpa_que8_page_index_s cn68xx;
	struct cvmx_fpa_que8_page_index_s cn68xxp1;
};

typedef union cvmx_fpa_que8_page_index cvmx_fpa_que8_page_index_t;

/**
 * cvmx_fpa_que_act
 *
 * "When a INT_SUM[PERR#] occurs this will be latched with the value read from L2C.
 * This is latched on the first error and will not latch again unitl all errors are cleared."
 */
union cvmx_fpa_que_act {
	u64 u64;
	struct cvmx_fpa_que_act_s {
		u64 reserved_29_63 : 35;
		u64 act_que : 3;
		u64 act_indx : 26;
	} s;
	struct cvmx_fpa_que_act_s cn30xx;
	struct cvmx_fpa_que_act_s cn31xx;
	struct cvmx_fpa_que_act_s cn38xx;
	struct cvmx_fpa_que_act_s cn38xxp2;
	struct cvmx_fpa_que_act_s cn50xx;
	struct cvmx_fpa_que_act_s cn52xx;
	struct cvmx_fpa_que_act_s cn52xxp1;
	struct cvmx_fpa_que_act_s cn56xx;
	struct cvmx_fpa_que_act_s cn56xxp1;
	struct cvmx_fpa_que_act_s cn58xx;
	struct cvmx_fpa_que_act_s cn58xxp1;
	struct cvmx_fpa_que_act_s cn61xx;
	struct cvmx_fpa_que_act_s cn63xx;
	struct cvmx_fpa_que_act_s cn63xxp1;
	struct cvmx_fpa_que_act_s cn66xx;
	struct cvmx_fpa_que_act_s cn68xx;
	struct cvmx_fpa_que_act_s cn68xxp1;
	struct cvmx_fpa_que_act_s cn70xx;
	struct cvmx_fpa_que_act_s cn70xxp1;
	struct cvmx_fpa_que_act_s cnf71xx;
};

typedef union cvmx_fpa_que_act cvmx_fpa_que_act_t;

/**
 * cvmx_fpa_que_exp
 *
 * "When a INT_SUM[PERR#] occurs this will be latched with the expected value.
 * This is latched on the first error and will not latch again unitl all errors are cleared."
 */
union cvmx_fpa_que_exp {
	u64 u64;
	struct cvmx_fpa_que_exp_s {
		u64 reserved_29_63 : 35;
		u64 exp_que : 3;
		u64 exp_indx : 26;
	} s;
	struct cvmx_fpa_que_exp_s cn30xx;
	struct cvmx_fpa_que_exp_s cn31xx;
	struct cvmx_fpa_que_exp_s cn38xx;
	struct cvmx_fpa_que_exp_s cn38xxp2;
	struct cvmx_fpa_que_exp_s cn50xx;
	struct cvmx_fpa_que_exp_s cn52xx;
	struct cvmx_fpa_que_exp_s cn52xxp1;
	struct cvmx_fpa_que_exp_s cn56xx;
	struct cvmx_fpa_que_exp_s cn56xxp1;
	struct cvmx_fpa_que_exp_s cn58xx;
	struct cvmx_fpa_que_exp_s cn58xxp1;
	struct cvmx_fpa_que_exp_s cn61xx;
	struct cvmx_fpa_que_exp_s cn63xx;
	struct cvmx_fpa_que_exp_s cn63xxp1;
	struct cvmx_fpa_que_exp_s cn66xx;
	struct cvmx_fpa_que_exp_s cn68xx;
	struct cvmx_fpa_que_exp_s cn68xxp1;
	struct cvmx_fpa_que_exp_s cn70xx;
	struct cvmx_fpa_que_exp_s cn70xxp1;
	struct cvmx_fpa_que_exp_s cnf71xx;
};

typedef union cvmx_fpa_que_exp cvmx_fpa_que_exp_t;

/**
 * cvmx_fpa_rd_latency_pc
 */
union cvmx_fpa_rd_latency_pc {
	u64 u64;
	struct cvmx_fpa_rd_latency_pc_s {
		u64 count : 64;
	} s;
	struct cvmx_fpa_rd_latency_pc_s cn73xx;
	struct cvmx_fpa_rd_latency_pc_s cn78xx;
	struct cvmx_fpa_rd_latency_pc_s cn78xxp1;
	struct cvmx_fpa_rd_latency_pc_s cnf75xx;
};

typedef union cvmx_fpa_rd_latency_pc cvmx_fpa_rd_latency_pc_t;

/**
 * cvmx_fpa_rd_req_pc
 */
union cvmx_fpa_rd_req_pc {
	u64 u64;
	struct cvmx_fpa_rd_req_pc_s {
		u64 count : 64;
	} s;
	struct cvmx_fpa_rd_req_pc_s cn73xx;
	struct cvmx_fpa_rd_req_pc_s cn78xx;
	struct cvmx_fpa_rd_req_pc_s cn78xxp1;
	struct cvmx_fpa_rd_req_pc_s cnf75xx;
};

typedef union cvmx_fpa_rd_req_pc cvmx_fpa_rd_req_pc_t;

/**
 * cvmx_fpa_red_delay
 */
union cvmx_fpa_red_delay {
	u64 u64;
	struct cvmx_fpa_red_delay_s {
		u64 reserved_14_63 : 50;
		u64 avg_dly : 14;
	} s;
	struct cvmx_fpa_red_delay_s cn73xx;
	struct cvmx_fpa_red_delay_s cn78xx;
	struct cvmx_fpa_red_delay_s cn78xxp1;
	struct cvmx_fpa_red_delay_s cnf75xx;
};

typedef union cvmx_fpa_red_delay cvmx_fpa_red_delay_t;

/**
 * cvmx_fpa_sft_rst
 *
 * Allows soft reset.
 *
 */
union cvmx_fpa_sft_rst {
	u64 u64;
	struct cvmx_fpa_sft_rst_s {
		u64 busy : 1;
		u64 reserved_1_62 : 62;
		u64 rst : 1;
	} s;
	struct cvmx_fpa_sft_rst_s cn73xx;
	struct cvmx_fpa_sft_rst_s cn78xx;
	struct cvmx_fpa_sft_rst_s cn78xxp1;
	struct cvmx_fpa_sft_rst_s cnf75xx;
};

typedef union cvmx_fpa_sft_rst cvmx_fpa_sft_rst_t;

/**
 * cvmx_fpa_wart_ctl
 *
 * FPA_WART_CTL = FPA's WART Control
 *
 * Control and status for the WART block.
 */
union cvmx_fpa_wart_ctl {
	u64 u64;
	struct cvmx_fpa_wart_ctl_s {
		u64 reserved_16_63 : 48;
		u64 ctl : 16;
	} s;
	struct cvmx_fpa_wart_ctl_s cn30xx;
	struct cvmx_fpa_wart_ctl_s cn31xx;
	struct cvmx_fpa_wart_ctl_s cn38xx;
	struct cvmx_fpa_wart_ctl_s cn38xxp2;
	struct cvmx_fpa_wart_ctl_s cn50xx;
	struct cvmx_fpa_wart_ctl_s cn52xx;
	struct cvmx_fpa_wart_ctl_s cn52xxp1;
	struct cvmx_fpa_wart_ctl_s cn56xx;
	struct cvmx_fpa_wart_ctl_s cn56xxp1;
	struct cvmx_fpa_wart_ctl_s cn58xx;
	struct cvmx_fpa_wart_ctl_s cn58xxp1;
};

typedef union cvmx_fpa_wart_ctl cvmx_fpa_wart_ctl_t;

/**
 * cvmx_fpa_wart_status
 *
 * FPA_WART_STATUS = FPA's WART Status
 *
 * Control and status for the WART block.
 */
union cvmx_fpa_wart_status {
	u64 u64;
	struct cvmx_fpa_wart_status_s {
		u64 reserved_32_63 : 32;
		u64 status : 32;
	} s;
	struct cvmx_fpa_wart_status_s cn30xx;
	struct cvmx_fpa_wart_status_s cn31xx;
	struct cvmx_fpa_wart_status_s cn38xx;
	struct cvmx_fpa_wart_status_s cn38xxp2;
	struct cvmx_fpa_wart_status_s cn50xx;
	struct cvmx_fpa_wart_status_s cn52xx;
	struct cvmx_fpa_wart_status_s cn52xxp1;
	struct cvmx_fpa_wart_status_s cn56xx;
	struct cvmx_fpa_wart_status_s cn56xxp1;
	struct cvmx_fpa_wart_status_s cn58xx;
	struct cvmx_fpa_wart_status_s cn58xxp1;
};

typedef union cvmx_fpa_wart_status cvmx_fpa_wart_status_t;

/**
 * cvmx_fpa_wqe_threshold
 *
 * "When the value of FPA_QUE#_AVAILABLE[QUE_SIZ] (\# is determined by the value of
 * IPD_WQE_FPA_QUEUE) is Less than the value of this
 * register a low pool count signal is sent to the PCIe packet instruction engine (to make it
 * stop reading instructions) and to the
 * Packet-Arbiter informing it to not give grants to packets MAC with the exception of the PCIe
 * MAC."
 */
union cvmx_fpa_wqe_threshold {
	u64 u64;
	struct cvmx_fpa_wqe_threshold_s {
		u64 reserved_32_63 : 32;
		u64 thresh : 32;
	} s;
	struct cvmx_fpa_wqe_threshold_s cn61xx;
	struct cvmx_fpa_wqe_threshold_s cn63xx;
	struct cvmx_fpa_wqe_threshold_s cn66xx;
	struct cvmx_fpa_wqe_threshold_s cn68xx;
	struct cvmx_fpa_wqe_threshold_s cn68xxp1;
	struct cvmx_fpa_wqe_threshold_s cn70xx;
	struct cvmx_fpa_wqe_threshold_s cn70xxp1;
	struct cvmx_fpa_wqe_threshold_s cnf71xx;
};

typedef union cvmx_fpa_wqe_threshold cvmx_fpa_wqe_threshold_t;

#endif