blob: c22119518c8025a7974bc34590f877df9d84e353 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
// SPDX-License-Identifier: GPL-2.0 OR MIT
/*
* Copyright (C) 2022 StarFive Technology Co., Ltd.
*/
#include <dt-bindings/reset/starfive,jh7110-crg.h>
/ {
cpus: cpus {
bootph-pre-ram;
S7_0: cpu@0 {
bootph-pre-ram;
status = "okay";
cpu0_intc: interrupt-controller {
bootph-pre-ram;
};
};
U74_1: cpu@1 {
bootph-pre-ram;
cpu1_intc: interrupt-controller {
bootph-pre-ram;
};
};
U74_2: cpu@2 {
bootph-pre-ram;
cpu2_intc: interrupt-controller {
bootph-pre-ram;
};
};
U74_3: cpu@3 {
bootph-pre-ram;
cpu3_intc: interrupt-controller {
bootph-pre-ram;
};
};
U74_4: cpu@4 {
bootph-pre-ram;
cpu4_intc: interrupt-controller {
bootph-pre-ram;
};
};
};
soc {
bootph-pre-ram;
clint: timer@2000000 {
bootph-pre-ram;
};
dmc: dmc@15700000 {
bootph-pre-ram;
compatible = "starfive,jh7110-dmc";
reg = <0x0 0x15700000 0x0 0x10000>,
<0x0 0x13000000 0x0 0x10000>;
resets = <&syscrg JH7110_SYSRST_DDR_AXI>,
<&syscrg JH7110_SYSRST_DDR_OSC>,
<&syscrg JH7110_SYSRST_DDR_APB>;
reset-names = "axi", "osc", "apb";
clocks = <&syscrg JH7110_SYSCLK_PLL1_OUT>;
clock-names = "pll1_out";
clock-frequency = <2133>;
};
};
};
&osc {
bootph-pre-ram;
};
&gmac0_rmii_refin {
bootph-pre-ram;
};
&aoncrg {
bootph-pre-ram;
};
&syscrg {
bootph-pre-ram;
starfive,sys-syscon = <&sys_syscon>;
};
&stgcrg {
bootph-pre-ram;
};
&sys_syscon {
bootph-pre-ram;
};
&S7_0 {
status = "okay";
};
|
