1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2022-2023 StarFive Technology Co., Ltd.
* Author: yanhong <yanhong.wang@starfivetech.com>
*
*/
#include <common.h>
#include <init.h>
#include <asm/arch/spl.h>
#include <asm/io.h>
#include <asm/arch/gpio.h>
#include <asm/arch/jh7110-regs.h>
#include <asm/arch/clk.h>
#include <image.h>
#include <log.h>
#include <spl.h>
#define MODE_SELECT_REG 0x1702002c
int spl_board_init_f(void)
{
int ret;
ret = spl_soc_init();
if (ret) {
debug("JH7110 SPL init failed: %d\n", ret);
return ret;
}
return 0;
}
u32 spl_boot_device(void)
{
int boot_mode = 0;
boot_mode = readl((const volatile void *)MODE_SELECT_REG) & 0x3;
switch (boot_mode) {
case 0:
return BOOT_DEVICE_SPI;
case 1:
return BOOT_DEVICE_MMC2;
case 2:
return BOOT_DEVICE_MMC1;
case 3:
return BOOT_DEVICE_UART;
default:
debug("Unsupported boot device 0x%x.\n",
boot_mode);
return BOOT_DEVICE_NONE;
}
}
struct image_header *spl_get_load_buffer(ssize_t offset, size_t size)
{
return (struct image_header *)(STARFIVE_SPL_BOOT_LOAD_ADDR);
}
void board_init_f(ulong dummy)
{
int ret;
/* Set pll0 cpufreq to 1000M */
starfive_jh7110_pll_set_rate(PLL0, 1000000000);
/*change pll2 to 1188MHz*/
starfive_jh7110_pll_set_rate(PLL2, 1188000000);
/*DDR control depend clk init*/
clrsetbits_le32(SYS_CRG_BASE, CLK_CPU_ROOT_SW_MASK,
BIT(CLK_CPU_ROOT_SW_SHIFT) & CLK_CPU_ROOT_SW_MASK);
clrsetbits_le32(SYS_CRG_BASE + CLK_BUS_ROOT_OFFSET,
CLK_BUS_ROOT_SW_MASK,
BIT(CLK_BUS_ROOT_SW_SHIFT) & CLK_BUS_ROOT_SW_MASK);
/*Set clk_perh_root clk default mux sel to pll2*/
clrsetbits_le32(SYS_CRG_BASE + CLK_PERH_ROOT_OFFSET,
CLK_PERH_ROOT_MASK,
BIT(CLK_PERH_ROOT_SHIFT) & CLK_PERH_ROOT_MASK);
clrsetbits_le32(SYS_CRG_BASE + CLK_NOC_BUS_STG_AXI_OFFSET,
CLK_NOC_BUS_STG_AXI_EN_MASK,
BIT(CLK_NOC_BUS_STG_AXI_EN_SHIFT)
& CLK_NOC_BUS_STG_AXI_EN_MASK);
clrsetbits_le32(AON_CRG_BASE + CLK_AON_APB_FUNC_OFFSET,
CLK_AON_APB_FUNC_SW_MASK,
BIT(CLK_AON_APB_FUNC_SW_SHIFT) & CLK_AON_APB_FUNC_SW_MASK);
/* switch qspi clk to pll0 */
clrsetbits_le32(SYS_CRG_BASE + CLK_QSPI_REF_OFFSET,
CLK_QSPI_REF_SW_MASK,
BIT(CLK_QSPI_REF_SW_SHIFT) & CLK_QSPI_REF_SW_MASK);
/*set GPIO to 1.8v*/
setbits_le32(SYS_SYSCON_BASE + 0xC, 0xf);
/* reset emmc */
SYS_IOMUX_DOEN(22, LOW);
SYS_IOMUX_DOUT(22, 19);
/* reset sdio */
SYS_IOMUX_DOEN(24, LOW);
SYS_IOMUX_DOUT(24, 66);
ret = spl_early_init();
if (ret)
panic("spl_early_init() failed: %d\n", ret);
arch_cpu_init_dm();
preloader_console_init();
ret = spl_board_init_f();
if (ret) {
debug("spl_board_init_f init failed: %d\n", ret);
return;
}
}
#ifdef CONFIG_SPL_LOAD_FIT
int board_fit_config_name_match(const char *name)
{
/* boot using first FIT config */
return 0;
}
#endif
|
