1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2021-2023 StarFive Technology Co., Ltd.
* Author: yanhong <yanhong.wang@starfivetech.com>
*
*/
#include <common.h>
#include <asm/io.h>
#include <asm/arch/jh7110-regs.h>
#include <cpu_func.h>
#include <dm/uclass.h>
#include <dm/device.h>
#include <env.h>
#include <inttypes.h>
#include <misc.h>
#include <linux/bitops.h>
#include <asm/arch/gpio.h>
#define SYS_IOMUX_DOEN(gpio, oen) \
clrsetbits_le32(SYS_IOMUX_BASE+GPIO_OFFSET(gpio), \
GPIO_DOEN_MASK << GPIO_SHIFT(gpio), \
(oen) << GPIO_SHIFT(gpio))
#define SYS_IOMUX_DOUT(gpio, gpo) \
clrsetbits_le32(SYS_IOMUX_BASE + GPIO_DOUT + GPIO_OFFSET(gpio),\
GPIO_DOUT_MASK << GPIO_SHIFT(gpio),\
((gpo) & GPIO_DOUT_MASK) << GPIO_SHIFT(gpio))
#define SYS_IOMUX_DIN(gpio, gpi)\
clrsetbits_le32(SYS_IOMUX_BASE + GPIO_DIN + GPIO_OFFSET(gpi),\
GPIO_DIN_MASK << GPIO_SHIFT(gpi),\
((gpio+2) & GPIO_DIN_MASK) << GPIO_SHIFT(gpi))
#define SYS_IOMUX_COMPLEX(gpio, gpi, gpo, oen) do {\
SYS_IOMUX_DOEN(gpio, oen);\
SYS_IOMUX_DOUT(gpio, gpo);\
SYS_IOMUX_DIN(gpio, gpi); }while(0)
#define SYS_CLOCK_ENABLE(clk) \
setbits_le32(SYS_CRG_BASE + clk, CLK_ENABLE_MASK)
static void sys_reset_clear(ulong assert, ulong status, u32 rst)
{
volatile u32 value;
clrbits_le32(SYS_CRG_BASE + assert, BIT(rst));
do{
value = in_le32(SYS_CRG_BASE + status);
}while((value & BIT(rst)) != BIT(rst));
}
static void jh7110_timer_init(void)
{
SYS_CLOCK_ENABLE(TIMER_CLK_APB_SHIFT);
SYS_CLOCK_ENABLE(TIMER_CLK_TIMER0_SHIFT);
SYS_CLOCK_ENABLE(TIMER_CLK_TIMER1_SHIFT);
SYS_CLOCK_ENABLE(TIMER_CLK_TIMER2_SHIFT);
SYS_CLOCK_ENABLE(TIMER_CLK_TIMER3_SHIFT);
sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_APB_SHIFT);
sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER0_SHIFT);
sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER1_SHIFT);
sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER2_SHIFT);
sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER3_SHIFT);
}
static void jh7110_gmac_init(int id)
{
switch (id) {
case 0:
clrsetbits_le32(AON_SYSCON_BASE + AON_SYSCFG_12,
GMAC5_0_SEL_I_MASK,
BIT(GMAC5_0_SEL_I_SHIFT) & GMAC5_0_SEL_I_MASK);
break;
case 1:
clrsetbits_le32(SYS_SYSCON_BASE + SYS_SYSCON_144,
GMAC5_1_SEL_I_MASK,
BIT(GMAC5_1_SEL_I_SHIFT) & GMAC5_1_SEL_I_MASK);
break;
default:
break;
}
}
static void jh7110_usb_init(void)
{
clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
USB_MODE_STRAP_MASK,
(2<<USB_MODE_STRAP_SHIFT) & USB_MODE_STRAP_MASK);
clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
USB_OTG_SUSPENDM_BYPS_MASK,
BIT(USB_OTG_SUSPENDM_BYPS_SHIFT)
& USB_OTG_SUSPENDM_BYPS_MASK);
clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
USB_OTG_SUSPENDM_MASK,
BIT(USB_OTG_SUSPENDM_SHIFT) & USB_OTG_SUSPENDM_MASK);
clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
USB_PLL_EN_MASK,
BIT(USB_PLL_EN_SHIFT) & USB_PLL_EN_MASK);
clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
USB_REFCLK_MODE_MASK,
BIT(USB_REFCLK_MODE_SHIFT) & USB_REFCLK_MODE_MASK);
clrsetbits_le32(SYS_SYSCON_BASE + SYS_SYSCON_24,
PDRSTN_SPLIT_MASK,
BIT(PDRSTN_SPLIT_SHIFT) & PDRSTN_SPLIT_MASK);
clrsetbits_le32(SYS_IOMUX_BASE + SYS_IOMUX_32,
IOMUX_USB_MASK,
BIT(IOMUX_USB_SHIFT) & IOMUX_USB_MASK);
}
static void jh7110_mmc_init(int id)
{
if (id == 0) {
SYS_IOMUX_DOEN(62, LOW);
SYS_IOMUX_DOUT(62, 19);
} else {
SYS_IOMUX_DOEN(10, LOW);
SYS_IOMUX_DOUT(10, 55);
SYS_IOMUX_COMPLEX(9, 44, 57, 19);
SYS_IOMUX_COMPLEX(11, 45, 58, 20);
SYS_IOMUX_COMPLEX(12, 46, 59, 21);
SYS_IOMUX_COMPLEX(7, 47, 60, 22);
SYS_IOMUX_COMPLEX(8, 48, 61, 23);
}
}
/*enable U74-mc hart1~hart4 prefetcher*/
static void enable_prefetcher(void)
{
u32 hart;
u32 *reg;
#define L2_PREFETCHER_BASE_ADDR 0x2030000
#define L2_PREFETCHER_OFFSET 0x2000
/*hart1~hart4*/
for (hart = 1; hart < 5; hart++) {
reg = (u32 *)((u64)(L2_PREFETCHER_BASE_ADDR
+ hart*L2_PREFETCHER_OFFSET));
mb(); /* memory barrier */
setbits_le32(reg, 0x1);
mb(); /* memory barrier */
}
}
int board_init(void)
{
enable_caches();
/*enable hart1-hart4 prefetcher*/
// enable_prefetcher();
jh7110_gmac_init(0);
jh7110_gmac_init(1);
jh7110_timer_init();
jh7110_usb_init();
jh7110_mmc_init(0);
jh7110_mmc_init(1);
return 0;
}
#ifdef CONFIG_MISC_INIT_R
int misc_init_r(void)
{
char mac[6] = {0x66, 0x34, 0xb0, 0x6c, 0xde, 0xad };
#if CONFIG_IS_ENABLED(STARFIVE_OTP)
struct udevice *dev;
char buf[8];
int ret;
#define MACADDR_OFFSET 0x8
ret = uclass_get_device_by_driver(UCLASS_MISC,
DM_DRIVER_GET(starfive_otp), &dev);
if (ret) {
debug("%s: could not find otp device\n", __func__);
goto err;
}
ret = misc_read(dev, MACADDR_OFFSET, buf, sizeof(buf));
if (ret != sizeof(buf))
printf("%s: error reading mac from OTP\n", __func__);
else
if (buf[0] != 0xff)
memcpy(mac, buf, 6);
err:
#endif
eth_env_set_enetaddr("ethaddr", mac);
return 0;
}
#endif
|
