summaryrefslogtreecommitdiff
path: root/drivers/net/dwmac_socfpga.c
blob: 08fc9677c4e72d2d6b1476a6606adaf2dcd39da0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2018 Marek Vasut <marex@denx.de>
 *
 * Altera SoCFPGA EMAC extras
 */

#include <common.h>
#include <asm/io.h>
#include <dm.h>
#include <clk.h>
#include <phy.h>
#include <regmap.h>
#include <reset.h>
#include <syscon.h>
#include "designware.h"

#include <asm/arch/system_manager.h>

enum dwmac_type {
	DWMAC_SOCFPGA_GEN5 = 0,
	DWMAC_SOCFPGA_ARRIA10,
	DWMAC_SOCFPGA_STRATIX10,
};

struct dwmac_socfpga_platdata {
	struct dw_eth_pdata	dw_eth_pdata;
	enum dwmac_type		type;
	void			*phy_intf;
};

static int dwmac_socfpga_ofdata_to_platdata(struct udevice *dev)
{
	struct dwmac_socfpga_platdata *pdata = dev_get_platdata(dev);
	struct regmap *regmap;
	struct ofnode_phandle_args args;
	void *range;
	int ret;

	ret = dev_read_phandle_with_args(dev, "altr,sysmgr-syscon", NULL,
					 2, 0, &args);
	if (ret) {
		dev_err(dev, "Failed to get syscon: %d\n", ret);
		return ret;
	}

	if (args.args_count != 2) {
		dev_err(dev, "Invalid number of syscon args\n");
		return -EINVAL;
	}

	regmap = syscon_node_to_regmap(args.node);
	if (IS_ERR(regmap)) {
		ret = PTR_ERR(regmap);
		dev_err(dev, "Failed to get regmap: %d\n", ret);
		return ret;
	}

	range = regmap_get_range(regmap, 0);
	if (!range) {
		dev_err(dev, "Failed to get regmap range\n");
		return -ENOMEM;
	}

	pdata->phy_intf = range + args.args[0];

	/*
	 * Sadly, the Altera DT bindings don't have SoC-specific compatibles,
	 * so we have to guesstimate which SoC we are running on from the
	 * DWMAC version. Luckily, Altera at least updated the DWMAC with
	 * each SoC.
	 */
	if (ofnode_device_is_compatible(dev->node, "snps,dwmac-3.70a"))
		pdata->type = DWMAC_SOCFPGA_GEN5;

	if (ofnode_device_is_compatible(dev->node, "snps,dwmac-3.72a"))
		pdata->type = DWMAC_SOCFPGA_ARRIA10;

	if (ofnode_device_is_compatible(dev->node, "snps,dwmac-3.74a"))
		pdata->type = DWMAC_SOCFPGA_STRATIX10;

	return designware_eth_ofdata_to_platdata(dev);
}

static int dwmac_socfpga_probe(struct udevice *dev)
{
	struct dwmac_socfpga_platdata *pdata = dev_get_platdata(dev);
	struct eth_pdata *edata = &pdata->dw_eth_pdata.eth_pdata;
	struct reset_ctl_bulk reset_bulk;
	int ret;
	u8 modereg;

	if (pdata->type == DWMAC_SOCFPGA_ARRIA10) {
		switch (edata->phy_interface) {
		case PHY_INTERFACE_MODE_MII:
		case PHY_INTERFACE_MODE_GMII:
			modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_GMII_MII;
			break;
		case PHY_INTERFACE_MODE_RMII:
			modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RMII;
			break;
		case PHY_INTERFACE_MODE_RGMII:
			modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RGMII;
			break;
		default:
			dev_err(dev, "Unsupported PHY mode\n");
			return -EINVAL;
		}

		ret = reset_get_bulk(dev, &reset_bulk);
		if (ret) {
			dev_err(dev, "Failed to get reset: %d\n", ret);
			return ret;
		}

		reset_assert_bulk(&reset_bulk);

		clrsetbits_le32(pdata->phy_intf,
				SYSMGR_EMACGRP_CTRL_PHYSEL_MASK,
				modereg);

		reset_release_bulk(&reset_bulk);
	}

	return designware_eth_probe(dev);
}

static const struct udevice_id dwmac_socfpga_ids[] = {
	{ .compatible = "altr,socfpga-stmmac" },
	{ }
};

U_BOOT_DRIVER(dwmac_socfpga) = {
	.name		= "dwmac_socfpga",
	.id		= UCLASS_ETH,
	.of_match	= dwmac_socfpga_ids,
	.ofdata_to_platdata = dwmac_socfpga_ofdata_to_platdata,
	.probe		= dwmac_socfpga_probe,
	.ops		= &designware_eth_ops,
	.priv_auto_alloc_size = sizeof(struct dw_eth_dev),
	.platdata_auto_alloc_size = sizeof(struct dwmac_socfpga_platdata),
	.flags		= DM_FLAG_ALLOC_PRIV_DMA,
};