summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEmil Renner Berthing <kernel@esmil.dk>2021-11-20 23:33:08 +0300
committerEmil Renner Berthing <emil.renner.berthing@canonical.com>2024-04-13 23:33:33 +0300
commit15b2df795f96866aacef3bf788b22b47953515c5 (patch)
treed25c396bd81747f3638c4dbf9ea5d4304fd1d305
parent31639071a5444472b0ee3500cea5b08d195905f3 (diff)
downloadlinux-15b2df795f96866aacef3bf788b22b47953515c5.tar.xz
riscv: dts: starfive: Add StarFive JH7100 audio reset node
Add device tree node for the audio resets on the StarFive JH7100 RISC-V SoC. Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
-rw-r--r--arch/riscv/boot/dts/starfive/jh7100.dtsi6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/riscv/boot/dts/starfive/jh7100.dtsi b/arch/riscv/boot/dts/starfive/jh7100.dtsi
index 86c8aa80f79e..1e7f33dcdf2f 100644
--- a/arch/riscv/boot/dts/starfive/jh7100.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi
@@ -249,6 +249,12 @@
#clock-cells = <1>;
};
+ audrst: reset-controller@10490000 {
+ compatible = "starfive,jh7100-audrst";
+ reg = <0x0 0x10490000 0x0 0x10000>;
+ #reset-cells = <1>;
+ };
+
clkgen: clock-controller@11800000 {
compatible = "starfive,jh7100-clkgen";
reg = <0x0 0x11800000 0x0 0x10000>;