summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2023-01-05clk:starfive: Add vout clock driver for StarFive JH7110Yanhong Wang1-198/+433
2023-01-03misc: OTP: Starfive-jh7110: update the return value of starfive_otp_readYanhong Wang1-3/+12
2022-11-21pinctrl: starfive: Add StarFive JH7110 driverKuan Lim Lee8-0/+1028
2022-11-01net:phy:motorcomm: Support modifying RGMII_TX_CLK delay train from dtsSamin Guo1-173/+269
2022-10-18ram: starfive: Make DDR driver support 8G sizeYan Hong Wang4-733/+547
2022-10-18ram: starfive: jh7110: Replace the configuration operation for pll1 clkYan Hong Wang2-27/+6
2022-10-18clk: starfive: jh7110: Modify the parameters of clk_register()Yan Hong Wang1-34/+11
2022-10-18clk:jh7110: update apb_bus clk relationshipyanhong.wang1-26/+7
2022-10-18ram:starfive: Make ddr driver support 2G sizeyanhong.wang4-25/+250
2022-10-18reset:starfive:jh7110: Delete redundant logicyanhong.wang1-28/+1
2022-10-18clk:jh7110: pll0 dynamically gets the frequencysamin1-5/+35
2022-10-18SPL:reset:starfive-jh7110: support reset in SPLyanhong.wang2-1/+9
2022-10-18clk:riscv:starfive: update uart3-uart5 clksyanhong.wang1-16/+24
2022-10-18serial: ns16550: support a list of clkyanhong.wang1-0/+12
2022-10-18clk:starfive-jh7110: Update pll0/pll1/pll2 clkyanhong.wang1-6/+4
2022-10-18net:phy:YUTAI: change tx delay configyanhong.wang1-1/+1
2022-10-18clk:starfive-jh7110: add JH7110_GMAC1_GTXC clkyanhong.wang1-0/+4
2022-10-18net:dwc_eth_qos:starfive: remove phy-reset-gpio setyanhong.wang1-18/+1
2022-10-18ram:starfive: add ddr driveryanhong.wang10-0/+3203
2022-10-18net: dwc_eth_qos:starfive: update clk inityanhong.wang1-96/+23
2022-10-18clk:starfive-jh7110: Update pll0/pll1/pll2 clkyanhong.wang1-3/+7
2022-10-18net:phy:YUTAI: Add delay chainyanhong.wang1-12/+26
2022-10-18clk:starfive-jh7110: Adjust the dependency of CLK_JH7110 & SPL_CLK_JH7110 macrosyanhong.wang1-2/+2
2022-10-18reset:starfive-jh7110: Adjust the dependency of RESET_JH7110 macroyanhong.wang1-1/+1
2022-10-18clk:starfive-jh7110: remove unused clkyanhong.wang1-52/+4
2022-10-18net:phy:YUTAI: Add YT8511/yt8521 phy inityanhong.wang1-0/+3
2022-10-18net:phy:YUTAI: Add YT8511/yt8521 phy driveryanhong.wang3-0/+292
2022-10-18usb:cdns3:Add StarFive wrapper driver for CDNS USB3 controlleryanhong.wang3-0/+88
2022-10-18reset:starfive: Adjust judgment conditionsyanhong.wang1-4/+5
2022-10-18net:phy: add 10/100M register configurationyanhong.wang2-0/+14
2022-10-18net: dwc_eth_qos:starfive: add jh7110 supportyanhong.wang2-0/+290
2022-10-18mtd:spi-nor-ids: Add support for GD25LQ256Dyanhong.wang2-0/+6
2022-10-18clk:starfive-jh7110: Add clock driver for JH7110yanhong.wang5-0/+708
2022-10-18misc:OTP:Starfive-jh7110: Add driver for the Starfive otp controlleryanhong.wang3-0/+196
2022-10-18GPIO:Starfive-jh7110: Add GPIO driver for JH7110yanhong.wang3-0/+171
2022-10-18Reset:Starfive-jh7110: Add reset driver for JH7110yanhong.wang3-0/+253
2021-10-04mtd: cqspi: Fix division by zeroMarek Vasut1-0/+3
2021-09-28mtd: nand: raw: convert nand_dt_init() to ofnode_xx() interfacePatrice Chotard5-20/+15
2021-09-28mtd: spi: Set CONFIG_SF_DEFAULT_MODE default to 0Marek Vasut1-1/+1
2021-09-28mtd: spi: nor: force mtd name to "nor%d"Patrick Delaunay1-3/+14
2021-09-27phy: marvell: cp110: Support SATA invert polarityDenis Odintsov1-1/+6
2021-09-24mtd: remove SPEAr flash driver st_smiPatrick Delaunay2-566/+0
2021-09-23Merge git://source.denx.de/u-boot-socfpgaTom Rini1-4/+4
2021-09-22ddr: altera: use KBUILD_BASENAME instead of __FILE__Marek Vasut1-4/+4
2021-09-22usb: xhci-dwc3: Add support for USB 3.1 controllersMark Kettenis1-1/+2
2021-09-22usb: ehci-mx6: use phy_type from device treeMatthias Schiffer1-2/+23
2021-09-22usb: add support for ULPI/SERIAL/HSIC PHY modesMatthias Schiffer1-0/+3
2021-09-22usb: xhci-dwc3: Add support for clocks/resetsSamuel Holland1-0/+56
2021-09-22usb: xhci-pci: Move reset logic out of XHCI coreSamuel Holland3-41/+48
2021-09-22phy: sun50i-usb3: Add a driver for the H6 USB3 PHYSamuel Holland3-0/+180
generated by cgit v1.2.3 (git 2.39.0) at 2024-06-02 13:14:21 +0300