diff options
| author | Chris Wilson <chris@chris-wilson.co.uk> | 2018-06-28 23:12:10 +0300 |
|---|---|---|
| committer | Chris Wilson <chris@chris-wilson.co.uk> | 2018-06-29 00:55:09 +0300 |
| commit | fd8526e509020ed30298ab57d03edc97bef83962 (patch) | |
| tree | b68d9964dcf5cc1ce835ad93422705cf04f599a4 /drivers/gpu/drm/i915/i915_gem.h | |
| parent | 3800cd1953059b64593c7ca1022071b96bc40ef3 (diff) | |
| download | linux-fd8526e509020ed30298ab57d03edc97bef83962.tar.xz | |
drm/i915/execlists: Trust the CSB
Now that we use the CSB stored in the CPU friendly HWSP, we do not need
to track interrupts for when the mmio CSB registers are valid and can
just check where we read up to last from the cached HWSP. This means we
can forgo the atomic bit tracking from interrupt, and in the next patch
it means we can check the CSB at any time.
v2: Change the splitting inside reset_prepare, we only want to lose
testing the interrupt in this patch, the next patch requires the change
in locking
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180628201211.13837-8-chris@chris-wilson.co.uk
Diffstat (limited to 'drivers/gpu/drm/i915/i915_gem.h')
0 files changed, 0 insertions, 0 deletions