diff options
| author | Imre Deak <imre.deak@intel.com> | 2015-11-06 00:04:11 +0300 |
|---|---|---|
| committer | Jani Nikula <jani.nikula@intel.com> | 2015-11-06 15:46:05 +0300 |
| commit | 1b0e3a049efe471c399674fd954500ce97438d30 (patch) | |
| tree | d213cb6a9d966aba2cc3f6699739f999428c01b1 /drivers/gpu/drm/nouveau/nv50_display.c | |
| parent | b291681926a142958112eedde62823230d6afb84 (diff) | |
| download | linux-1b0e3a049efe471c399674fd954500ce97438d30.tar.xz | |
drm/i915/skl: disable display side power well support for now
The display power well support on this platform is in a somewhat broken
state atm, so disable it by default.
This in effect will get rid of incorrect assert WARNs about the CSR/DMC
firmware not being loaded during power well toggling. It also removes a
problem during driver loading where a register is accessed while its
backing power well is down, resulting in another WARN. Until we come up
with the root cause of the second problem and the proper fix for both
issues, keep all display side power wells on.
Also clarify a bit the option description.
Reported-by: Dave Airlie <airlied@redhat.com>
Reference: http://mid.gmane.org/CAPM=9tyjBQjSBTKa49cRr6SYkpNW7Pq-fUFznZZ8Y1snvvk7mA@mail.gmail.com
Signed-off-by: Imre Deak <imre.deak@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1446757451-2777-1-git-send-email-imre.deak@intel.com
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Diffstat (limited to 'drivers/gpu/drm/nouveau/nv50_display.c')
0 files changed, 0 insertions, 0 deletions