summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/mmu_context.h
AgeCommit message (Expand)AuthorFilesLines
2021-04-09arm64: add __nocfi to functions that jump to a physical addressSami Tolvanen1-1/+1
2021-04-09arm64: use function_nocfi with __pa_symbolSami Tolvanen1-1/+1
2021-03-11arm64: mm: remove unused __cpu_uses_extended_idmap[_level()]Ard Biesheuvel1-14/+0
2021-03-11arm64: mm: use a 48-bit ID map when possible on 52-bit VA buildsArd Biesheuvel1-4/+1
2021-01-27arm64: mm: Always update TCR_EL1 from __cpu_set_tcr_t0sz()James Morse1-4/+3
2020-12-16Merge tag 'asm-generic-mmu-context-5.11' of git://git.kernel.org/pub/scm/linu...Linus Torvalds1-4/+4
2020-11-10arm64: consistently use reserved_pg_dirMark Rutland1-3/+3
2020-10-27arm64: use asm-generic/mmu_context.h for no-op implementationsNicholas Piggin1-4/+4
2020-09-29arm64: mm: Pin down ASIDs for sharing mm with devicesJean-Philippe Brucker1-1/+10
2020-07-30arm64/mm: save memory access in check_and_switch_context() fast switch pathPingfan Liu1-4/+2
2020-06-09mm: reorder includes after introduction of linux/pgtable.hMike Rapoport1-1/+1
2020-06-09mm: introduce include/linux/pgtable.hMike Rapoport1-1/+1
2020-02-27arm64: mm: convert cpu_do_switch_mm() to CMark Rutland1-0/+2
2019-08-09arm64: mm: Introduce 52-bit Kernel VAsSteve Capper1-1/+1
2019-08-09arm64: mm: Introduce vabits_actualSteve Capper1-1/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2018-12-10arm64: Kconfig: Re-jig CONFIG options for 52-bit VAWill Deacon1-1/+1
2018-12-10arm64: mm: introduce 52-bit userspace supportSteve Capper1-0/+3
2018-11-20arm64: mm: apply r/o permissions of VM areas to its linear alias as wellArd Biesheuvel1-0/+2
2018-09-18arm64: mm: Support Common Not Private translationsVladimir Murzin1-2/+15
2018-02-16arm64: mm: Use READ_ONCE/WRITE_ONCE when accessing page tablesWill Deacon1-2/+2
2018-01-16arm64: kpti: Fix the interaction between ASID switching and software PANCatalin Marinas1-1/+2
2018-01-15arm64: fix ID map extension to 52 bitsKristina Martsenko1-3/+2
2017-12-22Merge branch 'for-next/52-bit-pa' into for-next/coreCatalin Marinas1-1/+11
2017-12-22arm64: allow ID map to be extended to 52 bitsKristina Martsenko1-0/+10
2017-12-22arm64: handle 52-bit addresses in TTBRKristina Martsenko1-1/+1
2017-12-11arm64: mm: Remove pre_ttbr0_update_workaround for Falkor erratum #E1003Will Deacon1-2/+0
2017-12-11arm64: mm: Move ASID from TTBR0 to TTBR1Will Deacon1-0/+7
2017-12-06arm64: SW PAN: Update saved ttbr0 value on enter_lazy_tlbWill Deacon1-14/+10
2017-12-06arm64: SW PAN: Point saved ttbr0 at the zero page when switching to init_mmWill Deacon1-9/+13
2017-03-02sched/headers: Prepare to remove the <linux/mm_types.h> dependency from <linu...Ingo Molnar1-0/+1
2017-03-02sched/headers: Prepare for new header dependencies before moving code to <lin...Ingo Molnar1-0/+1
2017-02-10arm64: Work around Falkor erratum 1003Christopher Covington1-1/+7
2017-01-12arm64: Use __pa_symbol for kernel symbolsLaura Abbott1-3/+3
2016-11-21arm64: Disable TTBR0_EL1 during normal kernel executionCatalin Marinas1-14/+39
2016-09-09arm64: simplify contextidr_thread_switchMark Rutland1-6/+3
2016-09-09arm64: simplify sysreg manipulationMark Rutland1-17/+10
2016-02-25arm64: Ensure the secondary CPUs have safe ASIDBits sizeSuzuki K Poulose1-0/+2
2016-02-16arm64: mm: add code to safely replace TTBR1_EL1Mark Rutland1-0/+19
2016-02-16arm64: add function to install the idmapMark Rutland1-2/+14
2016-02-16arm64: unify idmap removalMark Rutland1-0/+25
2016-02-16arm64: mm: place empty_zero_page in bssMark Rutland1-1/+1
2015-11-18arm64: use non-global mappings for UEFI runtime regionsArd Biesheuvel1-1/+1
2015-10-07arm64: switch_mm: simplify mm and CPU checksWill Deacon1-2/+4
2015-10-07arm64: mm: rewrite ASID allocator and MM context-switching codeWill Deacon1-65/+11
2015-10-07arm64: mm: remove unused cpu_set_idmap_tcr_t0sz functionWill Deacon1-23/+12
2015-04-16Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-0/+43
2015-03-23arm64: Use the reserved TTBR0 if context switching to the init_mmCatalin Marinas1-0/+9
2015-03-23arm64: mm: increase VA range of identity mapArd Biesheuvel1-0/+43
2013-06-07arm64: mm: don't bother invalidating the icache in switch_mmWill Deacon1-6/+0