summaryrefslogtreecommitdiff
path: root/arch/riscv/mm/context.c
AgeCommit message (Expand)AuthorFilesLines
2021-07-01riscv: add ASID-based tlbflushing methodsGuo Ren1-1/+1
2021-06-09riscv: mm: Use better bitmap_zalloc()Kefeng Wang1-2/+1
2021-05-29riscv: Add __init section marker to some functions againJisheng Zhang1-1/+1
2021-05-26riscv: Optimize switch_mm by passing "cpu" to flush_icache_deferred()Jisheng Zhang1-3/+4
2021-02-19RISC-V: Implement ASID allocatorAnup Patel1-4/+261
2019-11-18riscv: add nommu supportChristoph Hellwig1-0/+2
2019-10-28riscv: add missing header file includesPaul Walmsley1-0/+1
2019-08-30riscv: Using CSR numbers to access CSRsBin Meng1-6/+1
2019-05-17riscv: move switch_mm to its own fileGary Guo1-0/+69