index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
mediatek
/
clk-pll.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174
Thomas Gleixner
1
-9
/
+1
2019-04-11
clk: mediatek: Allow changing PLL rate when it is off
James Liao
1
-11
/
+2
2019-04-11
clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data
Weiyi Lu
1
-6
/
+11
2019-04-11
clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_data
Owen Chen
1
-4
/
+11
2019-04-11
clk: mediatek: Disable tuner_en before change PLL rate
Owen Chen
1
-14
/
+34
2017-11-02
clk: mediatek: add the option for determining PLL source clock
Chen Zhong
1
-1
/
+4
2017-11-02
clk: mediatek: Add MT2712 clock support
weiyi.lu@mediatek.com
1
-2
/
+11
2016-11-09
clk: mediatek: Add MT2701 clock support
Shunli Wang
1
-0
/
+1
2016-08-19
clk: mediatek: remove __init from clk registration functions
James Liao
1
-1
/
+1
2015-10-01
clk: mediatek: Add USB clock support in MT8173 APMIXEDSYS
James Liao
1
-6
/
+1
2015-07-28
clk: mediatek: Add MT8173 MMPLL change rate support
James Liao
1
-3
/
+15
2015-07-28
clk: mediatek: Fix calculation of PLL rate settings
James Liao
1
-2
/
+2
2015-07-28
clk: mediatek: Fix PLL registers setting flow
James Liao
1
-9
/
+12
2015-05-20
clk: mediatek: Initialize clk_init_data
Ricky Liang
1
-1
/
+1
2015-05-06
clk: mediatek: Add initial common clock support for Mediatek SoCs.
James Liao
1
-0
/
+332