summaryrefslogtreecommitdiff
path: root/drivers/clk/meson
AgeCommit message (Expand)AuthorFilesLines
2020-05-02clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registersMartin Blumenstingl2-0/+13
2020-04-29clk: meson: meson8b: Make the CCF use the glitch-free VPU muxMartin Blumenstingl1-3/+11
2020-04-29clk: meson: meson8b: Fix the vclk_div{1, 2, 4, 6, 12}_en gate bitsMartin Blumenstingl1-5/+5
2020-04-29clk: meson: meson8b: Fix the polarity of the RESET_N linesMartin Blumenstingl1-23/+56
2020-04-29clk: meson: meson8b: Fix the first parent of vid_pll_in_selMartin Blumenstingl1-1/+1
2020-04-16clk: meson: g12a: Prepare the GPU clock tree to change at runtimeMartin Blumenstingl1-8/+22
2020-04-16clk: meson: gxbb: Prepare the GPU clock tree to change at runtimeMartin Blumenstingl1-18/+22
2020-04-14clk: meson: meson8b: make the hdmi_sys clock tree mutableMartin Blumenstingl1-3/+3
2020-04-14clk: meson8b: export the HDMI system clockMartin Blumenstingl1-1/+0
2020-02-21clk: meson: meson8b: set audio output clock hierarchyMartin Blumenstingl1-8/+13
2020-02-19clk: meson: g12a: add support for the SPICC SCLK Source clocksNeil Armstrong2-1/+134
2020-02-13clk: meson: gxbb: set audio output clock hierarchyJerome Brunet1-8/+10
2020-02-13clk: meson: gxbb: add the gxl internal dac gateJerome Brunet2-1/+4
2020-02-01Merge branches 'clk-debugfs-danger', 'clk-basic-hw', 'clk-renesas', 'clk-amlo...Stephen Boyd5-56/+229
2020-01-07clk: meson: meson8b: make the CCF use the glitch-free mali muxMartin Blumenstingl1-4/+7
2019-12-24clk: let init callback return an error codeJerome Brunet4-4/+12
2019-12-16Merge branch 'v5.5/fixes' into v5.6/driversJerome Brunet2-0/+10
2019-12-16clk: meson: pll: Fix by 0 division in __pll_params_to_rate()Remi Pommarel1-0/+9
2019-12-16clk: meson: g12a: fix missing uart2 in regmap tableJerome Brunet1-0/+1
2019-12-11clk: meson: meson8b: use of_clk_hw_register to register the clocksMartin Blumenstingl1-1/+1
2019-12-11clk: meson: meson8b: don't register the XTAL clock when provided via OFMartin Blumenstingl1-3/+9
2019-12-11clk: meson: meson8b: change references to the XTAL clock to use [fw_]nameMartin Blumenstingl1-34/+44
2019-12-11clk: meson: meson8b: use clk_hw_set_parent in the CPU clock notifierMartin Blumenstingl1-13/+8
2019-12-11clk: meson: add a driver for the Meson8/8b/8m2 DDR clock controllerMartin Blumenstingl2-1/+150
2019-10-14clk: meson: axg-audio: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-3/+1
2019-10-08clk: meson: axg_audio: add sm1 supportJerome Brunet2-30/+574
2019-10-08clk: meson: axg-audio: provide clk top signal nameJerome Brunet2-4/+17
2019-10-08clk: meson: axg-audio: prepare sm1 additionJerome Brunet1-685/+782
2019-10-08clk: meson: axg-audio: fix regmap last registerJerome Brunet1-1/+1
2019-10-08clk: meson: axg-audio: remove useless definesJerome Brunet1-4/+0
2019-10-01clk: meson: g12a: set CLK_MUX_ROUND_CLOSEST on the cpu clock muxesNeil Armstrong1-0/+9
2019-10-01clk: meson: g12a: fix cpu clock rate settingNeil Armstrong1-2/+2
2019-10-01clk: meson: gxbb: let sar_adc_clk_div set the parent clock rateMartin Blumenstingl1-0/+1
2019-09-20Merge branches 'clk-init-destroy', 'clk-doc', 'clk-imx' and 'clk-allwinner' i...Stephen Boyd1-2/+5
2019-08-26clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocksNeil Armstrong2-1/+61
2019-08-26clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clockNeil Armstrong2-1/+198
2019-08-26clk: meson: g12a: add support for SM1 GP1 PLLNeil Armstrong2-1/+310
2019-08-20clk: meson: axg-audio: add g12a reset supportJerome Brunet2-2/+106
2019-08-16clk: meson: axg-audio: Don't reference clk_init_data after registrationStephen Boyd1-2/+5
2019-08-09Merge branch 'v5.4/dt' into v5.4/driversJerome Brunet1-1/+0
2019-08-09clk: meson: g12a: expose CPUB clock ID for G12BNeil Armstrong1-1/+0
2019-08-09clk: meson: g12a: add notifiers to handle cpu clock changeNeil Armstrong1-54/+481
2019-08-09clk: meson: add g12a cpu dynamic divider driverNeil Armstrong4-0/+99
2019-07-29clk: meson: remove clk input helperAlexandre Mergnat4-72/+0
2019-07-29clk: meson: remove ee input bypass clocksAlexandre Mergnat3-13/+0
2019-07-29clk: meson: clk-regmap: migrate to new parent description methodAlexandre Mergnat5-6/+21
2019-07-29clk: meson: meson8b: migrate to the new parent description methodAlexandre Mergnat1-211/+496
2019-07-29clk: meson: axg: migrate to the new parent description methodAlexandre Mergnat1-60/+144
2019-07-29clk: meson: gxbb: migrate to the new parent description methodAlexandre Mergnat1-203/+451
2019-07-29clk: meson: g12a: migrate to the new parent description methodAlexandre Mergnat1-394/+693