index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
sunxi
/
clk-sunxi.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-11-04
clk: sunxi: Fix M factor computation for APB1
Stéphan Rafin
1
-1
/
+1
2016-04-25
clk: sunxi: Let divs clocks read the base factor clock name from devicetree
Jens Kuske
1
-11
/
+30
2016-04-22
clk: sunxi: Add sun6i/8i display support
Jean-Francois Moine
1
-0
/
+38
2016-02-22
clk: sunxi: Improve divs_clk error handling and reporting
Andre Przywara
1
-3
/
+15
2016-02-22
clk: sunxi: improve divider_clk error handling and reporting
Andre Przywara
1
-3
/
+33
2016-02-22
clk: sunxi: improve mux_clk error handling and reporting
Andre Przywara
1
-6
/
+15
2016-02-11
clk: sunxi: Remove clk_register_clkdev calls
Maxime Ripard
1
-5
/
+1
2016-02-11
clk: sunxi: Remove old probe and protection code
Maxime Ripard
1
-108
/
+0
2016-02-11
clk: sunxi: convert current clocks registration to CLK_OF_DECLARE
Maxime Ripard
1
-17
/
+133
2016-02-11
clk: sunxi: Make clocks setup functions take const pointer
Maxime Ripard
1
-3
/
+3
2016-02-11
clk: sunxi: Make clocks setup functions return their clock
Maxime Ripard
1
-7
/
+10
2016-02-02
clk: sunxi: improve error reporting for the mux clock
Andre Przywara
1
-4
/
+16
2016-01-29
clk: sunxi: rewrite sun6i-a31-ahb1-clk using factors clk with custom recalc
Chen-Yu Tsai
1
-208
/
+83
2016-01-27
clk: sunxi: factors: Consolidate get_factors parameters into a struct
Chen-Yu Tsai
1
-132
/
+90
2016-01-27
clk: sunxi: factors: Make struct clk_factors_config table const
Chen-Yu Tsai
1
-8
/
+8
2015-12-08
clk: sunxi: Add H3 clocks support
Jens Kuske
1
-0
/
+6
2015-10-17
ARM: sunxi: Add R8 support
Maxime Ripard
1
-0
/
+1
2015-09-01
Merge tag 'clk-for-linus-4.3' of git://git.kernel.org/pub/scm/linux/kernel/gi...
Linus Torvalds
1
-204
/
+23
2015-08-25
clk: sunxi: Convert to clk_hw based provider APIs
Stephen Boyd
1
-5
/
+5
2015-08-25
clk: Convert __clk_get_flags() to clk_hw_get_flags()
Stephen Boyd
1
-1
/
+1
2015-08-25
clk: Replace __clk_get_num_parents with clk_hw_get_num_parents()
Stephen Boyd
1
-1
/
+1
2015-08-12
clk: sunxi: Add a simple gates driver
Maxime Ripard
1
-177
/
+0
2015-07-28
Merge branch 'cleanup-clk-h-includes' into clk-next
Stephen Boyd
1
-0
/
+2
2015-07-28
clk: sunxi: make use of of_clk_parent_fill helper function
Dinh Nguyen
1
-10
/
+4
2015-07-28
clk: fix some determine_rate implementations
Boris Brezillon
1
-2
/
+4
2015-07-28
clk: change clk_ops' ->determine_rate() prototype
Boris Brezillon
1
-11
/
+9
2015-07-20
clk: sunxi: Include clk.h and remove unused clkdev.h includes
Stephen Boyd
1
-0
/
+2
2015-07-10
Merge tag 'sunxi-late-for-4.2' of https://git.kernel.org/pub/scm/linux/kernel...
Kevin Hilman
1
-0
/
+1
2015-07-05
ARM: sunxi: Add Machine support for A33
Vishnu Patekar
1
-0
/
+1
2015-05-05
clk: sunxi: Fix of_io_request_and_map error check
Maxime Ripard
1
-0
/
+2
2015-03-25
clk: sunxi: Add pll6 / 4 clock output to sun4i-a10-pll6
Chen-Yu Tsai
1
-1
/
+2
2015-03-25
clk: sunxi: Make divs clocks specify which output is the base factor clock
Chen-Yu Tsai
1
-12
/
+25
2015-03-21
clk: sunxi: Register divs clocks before factor clocks
Chen-Yu Tsai
1
-3
/
+3
2015-03-21
clk: sunxi: Add "cpu" to list of protected clocks for sun5i
Chen-Yu Tsai
1
-0
/
+1
2015-03-21
clk: sunxi: Add muxable ahb factors clock for sun5i and sun7i
Chen-Yu Tsai
1
-0
/
+52
2015-02-23
clk: sunxi: Move USB clocks to separate file
Chen-Yu Tsai
1
-88
/
+0
2015-02-21
Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...
Linus Torvalds
1
-40
/
+222
2015-02-03
clk: Add rate constraints to clocks
Tomeu Vizoso
1
-0
/
+2
2015-01-25
sunxi: clk: Set sun6i-pll1 n_start = 1
Hans de Goede
1
-0
/
+1
2015-01-14
clk: sunxi: Remove custom phase function
Maxime Ripard
1
-37
/
+0
2015-01-06
clk: sunxi: Propagate rate changes to parent for mux clocks
Chen-Yu Tsai
1
-1
/
+1
2015-01-05
ARM: sunxi: Add "allwinner,sun6i-a31s" to mach-sunxi
Hans de Goede
1
-0
/
+1
2014-12-22
clk: sunxi: Give sunxi_factors_register a registers parameter
Hans de Goede
1
-1
/
+10
2014-12-22
clk: sunxi: unify sun6i AHB1 clock with proper PLL6 pre-divider
Chen-Yu Tsai
1
-0
/
+208
2014-12-22
clk: sunxi: Remove ahb1_sdram from sun6i/sun8i protected clocks list
Chen-Yu Tsai
1
-1
/
+0
2014-11-23
clk: sunxi: Implement A31 PLL6 as a divs clock for 2x output
Chen-Yu Tsai
1
-12
/
+16
2014-11-23
clk: sunxi: Specify number of child clocks for divs clocks
Chen-Yu Tsai
1
-2
/
+9
2014-11-23
clk: sunxi: Removed unused/incorrect sun6i-a31-apb2-clk driver
Chen-Yu Tsai
1
-7
/
+0
2014-11-11
clk: sunxi: unify APB1 clock
Emilio López
1
-5
/
+2
2014-10-21
clk: sunxi: Add support for bus clock gates on Allwinner A80 SoC
Chen-Yu Tsai
1
-0
/
+31
[next]