summaryrefslogtreecommitdiff
path: root/drivers/clk/tegra/clk-tegra210.c
AgeCommit message (Expand)AuthorFilesLines
2020-05-12clk: tegra: Add Tegra210 CSI TPG clock gateSowjanya Komatineni1-0/+7
2020-05-12clk: tegra: Remove the old emc_mux clock for Tegra210Joseph Lo1-19/+31
2020-05-12clk: tegra: Export functions for EMC clock scalingJoseph Lo1-0/+26
2020-05-12clk: tegra: Add PLLP_UD and PLLMB_UD for Tegra210Joseph Lo1-0/+11
2020-03-25clk: tegra: Use NULL for pointer initializationStephen Boyd1-1/+1
2020-03-12clk: tegra: Remove audio clocks configuration from clock driverSowjanya Komatineni1-3/+2
2020-03-12clk: tegra: Remove tegra_pmc_clk_init along with clk idsSowjanya Komatineni1-14/+3
2020-03-12clk: tegra: Remove CLK_M_DIV fixed clocksSowjanya Komatineni1-4/+0
2020-03-12clk: tegra: Add Tegra OSC to clock lookupSowjanya Komatineni1-0/+2
2020-03-12clk: tegra: Add support for OSC_DIV fixed clocksSowjanya Komatineni1-0/+4
2019-11-11clk: tegra: Fix build error without CONFIG_PM_SLEEPYueHaibing1-0/+2
2019-11-11clk: tegra: Add suspend and resume support on Tegra210Sowjanya Komatineni1-4/+92
2019-11-11clk: tegra: Use fence_udelay() during PLLU initSowjanya Komatineni1-4/+4
2019-11-11clk: tegra: Reimplement SOR clocks on Tegra210Thierry Reding1-16/+55
2019-11-11clk: tegra: Rename sor0_lvds to sor0_outThierry Reding1-1/+1
2019-11-11clk: tegra: Remove last remains of TEGRA210_CLK_SOR1_SRCThierry Reding1-1/+1
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-8/+12
2019-06-28Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-0/+2
2019-06-26clk: tegra: Do not enable PLL_RE_VCO on Tegra210Thierry Reding1-1/+0
2019-06-26clk: tegra: Warn if an enabled PLL is in IDDQThierry Reding1-1/+5
2019-06-26clk: tegra: Do not warn unnecessarilyThierry Reding1-2/+3
2019-06-26clk: tegra210: fix PLLU and PLLU_OUT1JC Kuo1-4/+4
2019-06-14clk: tegra210: Fix default rates for HDA clocksJon Hunter1-0/+2
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201Thomas Gleixner1-12/+1
2019-04-23clk: core: replace clk_{readl,writel} with {readl,writel}Jonas Gorski1-3/+3
2018-12-15clk: tegra: Fix maximum audio sync clock for Tegra124/210Jon Hunter1-1/+8
2018-10-17clk: tegra210: Include size.h for compilation easeStephen Boyd1-0/+1
2018-10-17clk: tegra: Fixes for MBIST work aroundJoseph Lo1-3/+3
2018-07-26clk: tegra: make sdmmc2 and sdmmc4 as sdmmc clocksPeter De-Schrijver1-2/+12
2018-05-18clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20Dmitry Osipenko1-1/+1
2018-03-12clk: tegra: Mark HCLK, SCLK and EMC as criticalDmitry Osipenko1-2/+1
2018-03-08clk: tegra: MBIST work around for Tegra210Peter De Schrijver1-2/+342
2018-03-08clk: tegra: Add la clock for Tegra210Peter De Schrijver1-0/+14
2017-11-01clk: tegra: Use readl_relaxed_poll_timeout_atomic() in tegra210_clock_init()Nicolin Chen1-2/+2
2017-10-19clk: tegra: Fix sor1_out clock implementationThierry Reding1-0/+47
2017-08-24clk: tegra: Fix Tegra210 PLLU initializationAlex Frid1-2/+4
2017-08-24clk: tegra: Correct Tegra210 UTMIPLL poweron delayAlex Frid1-3/+3
2017-08-24clk: tegra: Re-factor T210 PLLX registrationAlex Frid1-1/+1
2017-08-24clk: tegra: don't warn for pll_d2 defaults unnecessarilyPeter De Schrijver1-2/+4
2017-08-24clk: tegra: Fix T210 effective NDIV calculationAlex Frid1-4/+5
2017-08-24clk: tegra210: remove non-existing VFIR clockPeter De Schrijver1-1/+0
2017-08-24clk: tegra: disable SSC for PLL_D2Peter De Schrijver1-1/+1
2017-04-04clk: tegra: Don't reset PLL-CX if it is already enabledJon Hunter1-4/+4
2017-04-04clk: tegra: Add missing Tegra210 clocksPeter De Schrijver1-0/+7
2017-03-20clk: tegra: Mark TEGRA210_CLK_DBGAPB as always onPeter De Schrijver1-0/+2
2017-03-20clk: tegra: Add SATA seq input controlPeter De Schrijver1-0/+25
2017-03-20clk: tegra: Add Tegra210 special resetsPeter De Schrijver1-0/+85
2017-03-20clk: tegra: Rework pll_uPeter De Schrijver1-23/+272
2017-03-20clk: tegra: Handle UTMIPLL IDDQPeter De Schrijver1-0/+26
2017-03-20clk: tegra: Add aclkPeter De Schrijver1-0/+10