index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
display
/
intel_dpll_mgr.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-05-20
drm/i915/adl_p: Add PLL Support
Anusha Srivatsa
1
-17
/
+52
2021-05-05
drm/i915: Don't include intel_de.h from intel_display_types.h
Ville Syrjälä
1
-0
/
+1
2021-04-28
drm/i915/display: move crtc and dpll declarations where they belong
Jani Nikula
1
-0
/
+1
2021-04-14
drm/i915/display: rename display version macros
Lucas De Marchi
1
-1
/
+1
2021-04-14
drm/i915/display: Eliminate IS_GEN9_{BC,LP}
Matt Roper
1
-3
/
+3
2021-03-24
drm/i915/display: Eliminate most usage of INTEL_GEN()
Matt Roper
1
-10
/
+10
2021-03-19
drm/i915/display: Fix a typo
Bhaskar Chowdhury
1
-1
/
+1
2021-03-08
drm/i915: Use pipes instead crtc indices in PLL state tracking
Ville Syrjälä
1
-23
/
+25
2021-03-08
drm/i915: Do intel_dpll_readout_hw_state() after encoder readout
Ville Syrjälä
1
-3
/
+6
2021-01-26
drm/i915/adl_s: Configure DPLL for ADL-S
Aditya Swarup
1
-4
/
+34
2020-12-03
Merge tag 'drm-intel-next-queued-2020-11-27' of git://anongit.freedesktop.org...
Dave Airlie
1
-41
/
+70
2020-11-16
drm: fix some kernel-doc markups
Mauro Carvalho Chehab
1
-1
/
+1
2020-11-16
drm/i915: Use actual readout results for .get_freq()
Ville Syrjälä
1
-33
/
+45
2020-11-16
drm/i915: Introduce intel_dpll_get_hw_state()
Ville Syrjälä
1
-3
/
+17
2020-11-05
drm/i915/ehl: Implement W/A 22010492432
Tejas Upadhyay
1
-5
/
+8
2020-10-16
drm/i915/dg1: Enable DPLL for DG1
Lucas De Marchi
1
-4
/
+4
2020-10-16
drm/i915/dg1: Add and setup DPLLs for DG1
Aditya Swarup
1
-4
/
+38
2020-10-14
drm/i915/jsl: Split EHL/JSL platform info and PCI ids
Tejas Upadhyay
1
-8
/
+8
2020-10-06
drm/i915/tgl: Fix Combo PHY DPLL fractional divider for 38.4MHz ref clock
Imre Deak
1
-16
/
+25
2020-10-06
drm/i915/skl: Work around incorrect BIOS WRPLL PDIV programming
Imre Deak
1
-0
/
+13
2020-09-16
drm/i915/pll: Centralize PLL_ENABLE register lookup
Anusha Srivatsa
1
-17
/
+18
2020-09-08
Merge tag 'v5.9-rc4' into drm-next
Dave Airlie
1
-4
/
+4
2020-08-24
treewide: Use fallthrough pseudo-keyword
Gustavo A. R. Silva
1
-4
/
+4
2020-08-17
drm/i915/rkl: Handle HTI
Matt Roper
1
-0
/
+11
2020-08-17
drm/i915/rkl: Add DPLL4 support
Matt Roper
1
-5
/
+36
2020-07-01
drm/i915/icl+: Simplify combo/TBT PLL calculation call-chain
Imre Deak
1
-37
/
+27
2020-07-01
drm/i915/tgl+: Fix TBT DPLL fractional divider for 38.4MHz ref clock
Imre Deak
1
-1
/
+12
2020-04-21
drm/i915/display/dpll_mgr: Prefer drm_WARN_ON over WARN_ON
Pankaj Bharadiya
1
-4
/
+4
2020-03-09
drm/i915: Fix documentation for intel_dpll_get_freq()
Imre Deak
1
-0
/
+7
2020-03-02
drm/i915: Unify the DPLL ref clock frequency tracking
Imre Deak
1
-56
/
+119
2020-03-02
drm/i915/hsw: Use the read-out WRPLL/SPLL state instead of reading out again
Imre Deak
1
-5
/
+2
2020-03-02
drm/i915/skl, cnl: Split out the WRPLL/LCPLL frequency calculation
Imre Deak
1
-139
/
+130
2020-03-02
drm/i915/hsw: Split out the WRPLL, LCPLL, SPLL frequency calculation
Imre Deak
1
-35
/
+56
2020-03-02
drm/i915/hsw: Split out the SPLL parameter calculation
Imre Deak
1
-14
/
+22
2020-03-02
drm/i915/hsw: Rename the get HDMI/DP DPLL funcs to get WRPLL/LCPLL
Imre Deak
1
-5
/
+5
2020-03-02
drm/i915/skl: Parametrize the DPLL ref clock instead of open-coding it
Imre Deak
1
-9
/
+12
2020-03-02
drm/i915: Move DPLL frequency calculation to intel_dpll_mgr.c
Imre Deak
1
-0
/
+418
2020-03-02
drm/i915: Move the DPLL vfunc inits after the func defines
Imre Deak
1
-60
/
+60
2020-03-02
drm/i915: Keep the global DPLL state in a DPLL specific struct
Imre Deak
1
-30
/
+30
2020-03-02
drm/i915: Move DPLL HW readout/sanitize fns to intel_dpll_mgr.c
Imre Deak
1
-0
/
+59
2020-03-02
drm/i915: Fix bounds check in intel_get_shared_dpll_id()
Imre Deak
1
-3
/
+6
2020-02-11
drm/i915/dpll_mgr: convert to drm_device based logging macros.
Wambui Karuga
1
-112
/
+142
2020-02-04
drm/i915/display/dpll_mgr: Make WARN* drm specific where drm_device ptr is av...
Pankaj Bharadiya
1
-18
/
+19
2020-01-27
drm/i915/dpll_mgr: use intel_de_*() functions for register access
Jani Nikula
1
-187
/
+201
2020-01-13
drm/i915: Pass intel_encoder to enc_to_*()
Ville Syrjälä
1
-2
/
+2
2019-11-01
drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.
Maarten Lankhorst
1
-10
/
+10
2019-10-25
drm/i915: Fix PCH reference clock for FDI on HSW/BDW
Ville Syrjälä
1
-0
/
+15
2019-10-09
drm/i915: Select DPLL's via mask
Matt Roper
1
-22
/
+26
2019-10-04
drm/i915/tgl: Add the Thunderbolt PLL divider values
Imre Deak
1
-2
/
+40
2019-09-27
drm/i915/tgl: Fix dkl link training
José Roberto de Souza
1
-7
/
+7
[next]