summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_device_info.h
AgeCommit message (Expand)AuthorFilesLines
2021-05-07drm/i915/adl_p: ADL_P device info enablingClinton Taylor1-0/+1
2021-04-21drm/i915: Store dbuf slice mask in device infoVille Syrjälä1-1/+1
2021-04-21drm/i915: Collect dbuf device info into a sub-structVille Syrjälä1-2/+4
2021-04-14drm/i915: finish removal of gen from intel_device_infoLucas De Marchi1-1/+0
2021-04-14drm/i915: finish removal of gen_maskLucas De Marchi1-2/+0
2021-04-14drm/i915: add macros for graphics and media versionsLucas De Marchi1-0/+3
2021-04-14drm/i915: rename display.version to display.verLucas De Marchi1-1/+1
2021-04-08Merge tag 'drm-intel-next-2021-04-01' of git://anongit.freedesktop.org/drm/dr...Dave Airlie1-0/+6
2021-03-29drm/i915: rename i915_rev_steppings->intel_step_infoJani Nikula1-1/+1
2021-03-29drm/i915: add new helpers for accessing stepping infoJani Nikula1-0/+4
2021-03-24drm/i915: Decrease number of subplatform bitsTvrtko Ursulin1-1/+2
2021-03-24drm/i915: Add DISPLAY_VER() and related macrosMatt Roper1-0/+2
2021-02-13drm/i915: FPGA_DBG is display-specificMatt Roper1-1/+1
2021-01-20drm/i915/adl_s: Add ADL-S platform info and PCI idsCaz Yokoyama1-0/+1
2021-01-09drm/i915/gt: Only disable preemption on gen8 render enginesChris Wilson1-1/+0
2020-12-24drm/i915/gt: Consolidate the CS timestamp clocksChris Wilson1-3/+0
2020-10-14drm/i915/jsl: Split EHL/JSL platform info and PCI idsTejas Upadhyay1-0/+1
2020-08-17drm/i915/rkl: Handle HTIMatt Roper1-0/+1
2020-07-14drm/i915/dg1: add initial DG-1 definitionsAbdiel Janulgue1-0/+1
2020-07-14drm/i915: Add has_master_unit_irq flagStuart Summers1-0/+1
2020-07-08drm/i915/sseu: Move sseu_info under gt_infoVenkata Sandeep Dhanalakota1-3/+0
2020-07-08drm/i915/sseu: Move sseu detection and dump to intel_sseuDaniele Ceraolo Spurio1-2/+0
2020-07-08drm/i915: Move the engine mask to intel_gt_infoDaniele Ceraolo Spurio1-6/+1
2020-07-08drm/i915: Move engine-related mmio init to engines_init_mmioDaniele Ceraolo Spurio1-2/+0
2020-06-09drm/i915/rkl: RKL uses ABOX0 for pixel transfersMatt Roper1-0/+2
2020-06-05drm/i915/rkl: Disable PSR2José Roberto de Souza1-0/+1
2020-06-03drm/i915: Identify Cometlake platformChris Wilson1-0/+1
2020-05-20drm/i915/rkl: Add RKL platform info and PCI idsMatt Roper1-0/+1
2020-05-14drm/i915: Store CS timestamp frequency in HzVille Syrjälä1-1/+1
2020-04-18drm/i915: Refactor setting dma info to a common helperMichael J. Ruhl1-0/+2
2020-04-03drm/i915: Store cpu_transcoder_mask in device infoVille Syrjälä1-0/+1
2020-02-19drm/i915: Read rawclk_freq earlierChris Wilson1-0/+2
2020-02-16drm/i915: Track hw reported context runtimeTvrtko Ursulin1-0/+1
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy1-0/+1
2019-12-09drm/i915: Flesh out device_info pretty printerChris Wilson1-4/+5
2019-10-29drm/i915/display/cnl+: Handle fused off DSCJosé Roberto de Souza1-0/+1
2019-10-29drm/i915/display: Handle fused off HDCPJosé Roberto de Souza1-0/+1
2019-10-25drm/i915: Add is_dgfx to device infoJosé Roberto de Souza1-0/+1
2019-10-18drm/i915: enumerate and init each supported regionAbdiel Janulgue1-0/+2
2019-09-23drm/i915/dsb: feature flag added for display state buffer.Animesh Manna1-0/+1
2019-09-12drm/i915: convert device info num_pipes to pipe_maskJani Nikula1-1/+1
2019-07-31drm/i915/tgl: Tigerlake only has global MOCS registersMichel Thierry1-0/+1
2019-07-25drm/i915/uc: Unify uC platform checkDaniele Ceraolo Spurio1-1/+1
2019-07-12drm/i915: Add modular FIAAnusha Srivatsa1-0/+1
2019-07-12drm/i915/tgl: add initial Tiger Lake definitionsDaniele Ceraolo Spurio1-0/+2
2019-06-17drm/i915: move modesetting core code under display/Jani Nikula1-2/+2
2019-06-17drm/i915: Change gamma/degamma_lut_size data type to u32Shashank Sharma1-2/+2
2019-06-12drm/i915: Kill INTEL_SUBPLATFORM_AMLVille Syrjälä1-1/+0
2019-06-09drm/i915/guc: always use Command Transport BuffersDaniele Ceraolo Spurio1-1/+0
2019-05-31drm/i915: add force_probe module parameter to replace alpha_supportJani Nikula1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-12 09:37:52 +0300