summaryrefslogtreecommitdiff
path: root/drivers/net/ethernet/mellanox/mlxsw/reg.h
AgeCommit message (Expand)AuthorFilesLines
2021-06-21mlxsw: reg: Document possible MCIA status valuesIdo Schimmel1-0/+14
2021-06-21mlxsw: reg: Add bank number to MCIA registerIdo Schimmel1-0/+6
2021-06-19Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski1-1/+1
2021-06-09mlxsw: reg: Extend MTMP register with new threshold fieldMykola Kostenok1-1/+19
2021-06-07mlxsw: reg: Spectrum-3: Enforce lowest max-shaper burst size of 11Petr Machata1-1/+1
2021-05-19mlxsw: reg: Add inner packet fields to RECRv2 registerIdo Schimmel1-0/+42
2021-05-19mlxsw: spectrum_router: Move multipath hash configuration to a bitmapIdo Schimmel1-42/+4
2021-03-25mlxsw: reg: Add Router Adjacency Table Activity Dump RegisterIdo Schimmel1-0/+55
2021-03-17mlxsw: reg: Add Switch Port Egress VLAN EtherType RegisterAmit Cohen1-0/+36
2021-03-17mlxsw: reg: Add egr_et_set field to SPVIDAmit Cohen1-0/+9
2021-03-12mlxsw: reg: Extend mirroring registers with probability rate fieldIdo Schimmel1-1/+16
2021-03-11mlxsw: Adjust some MFDE fields shift and size to fw implementationDanielle Ratson1-2/+2
2021-03-11mlxsw: reg: Extend MFDE register with new log_ip fieldDanielle Ratson1-0/+7
2021-03-11mlxsw: reg: Fix comment about slot_index field in PMAOS registerAmit Cohen1-1/+1
2021-02-27mlxsw: spectrum_ethtool: Add an external speed to PTYS registerDanielle Ratson1-0/+1
2020-12-15mlxsw: reg: Add Router LPM Cache Enable RegisterJiri Pirko1-0/+35
2020-12-15mlxsw: reg: Add Router LPM Cache ML Delete RegisterJiri Pirko1-0/+111
2020-12-15mlxsw: reg: Add XM Router M Table RegisterJiri Pirko1-2/+31
2020-12-15mlxsw: reg: Add XM Lookup Table Query RegisterJiri Pirko1-3/+63
2020-12-15mlxsw: reg: Add Router XLT M select RegisterJiri Pirko1-0/+32
2020-12-15mlxsw: reg: Add Router XLT Enable RegisterJiri Pirko1-0/+44
2020-12-15mlxsw: reg: Add XM Direct RegisterJiri Pirko1-3/+271
2020-12-09mlxsw: reg: Add support for tunnel port in SPVID registerAmit Cohen1-1/+9
2020-12-09mlxsw: reg: Add Switch Port VLAN Stacking RegisterAmit Cohen1-0/+104
2020-12-09mlxsw: Use one enum for all registers that contain tunnel_port fieldAmit Cohen1-23/+9
2020-12-02mlxsw: Make EtherType configurable when pushing VLAN at ingressAmit Cohen1-1/+3
2020-12-02mlxsw: reg: Add et_vlan field to SPVID registerAmit Cohen1-0/+11
2020-12-02mlxsw: reg: Add Switch Port VLAN Classification RegisterAmit Cohen1-0/+99
2020-11-13mlxsw: reg: Allow to pass NULL pointer to mlxsw_reg_ralue_pack4/6()Jiri Pirko1-2/+4
2020-11-13mlxsw: spectrum_router: Pass destination IP as a pointer to mlxsw_reg_ralue_p...Jiri Pirko1-2/+2
2020-11-04mlxsw: reg: Add XRALXX RegistersJiri Pirko1-0/+83
2020-09-27mlxsw: Update module's settings when module is plugged inAmit Cohen1-0/+1
2020-09-27mlxsw: Enable temperature event for all supported port module sensorsAmit Cohen1-0/+8
2020-09-27mlxsw: Update transceiver_overheat counter according to MTWEAmit Cohen1-0/+1
2020-09-27mlxsw: reg: Add Ports Module Administrative and Operational Status RegisterAmit Cohen1-0/+59
2020-09-27mlxsw: reg: Add Port Module Plug/Unplug Event RegisterAmit Cohen1-0/+45
2020-09-27mlxsw: reg: Add Management Temperature Warning Event RegisterAmit Cohen1-0/+18
2020-09-16mlxsw: core: Introduce fw_fatal health reporterJiri Pirko1-0/+1
2020-09-16mlxsw: reg: Add Monitoring FW General Debug RegisterJiri Pirko1-0/+21
2020-09-16mlxsw: reg: Add Monitoring FW Debug RegisterJiri Pirko1-0/+79
2020-08-25mlxsw: spectrum_ethtool: Remove internal speeds from PTYS registerDanielle Ratson1-6/+0
2020-08-04mlxsw: spectrum_trap: Add early_drop trapIdo Schimmel1-0/+1
2020-08-02Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netDavid S. Miller1-0/+1
2020-07-29mlxsw: spectrum: Use different trap group for externally routed packetsIdo Schimmel1-0/+1
2020-07-28mlxsw: core: Add support for temperature thresholds reading for QSFP-DD trans...Vadim Pasternak1-0/+1
2020-07-28mlxsw: core: Add ethtool support for QSFP-DD transceiversVadim Pasternak1-0/+2
2020-07-16mlxsw: reg: Add policer bandwidth limitsIdo Schimmel1-0/+9
2020-07-15mlxsw: reg: Increase trap identifier to 10 bitsAmit Cohen1-1/+1
2020-07-15mlxsw: reg: add mirroring_pid_base to MOGCR registerAmit Cohen1-0/+8
2020-07-15mlxsw: reg: Add session_id and pid to MPAT registerAmit Cohen1-0/+19
generated by cgit v1.2.3 (git 2.39.0) at 2024-10-01 05:59:10 +0300