summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/testcases/tests-interrupts.dtsi
blob: c843720bd3e53d7e7f632f4c75152edbefbc7d5f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
/ {
	testcase-data {
		interrupts {
			#address-cells = <1>;
			#size-cells = <1>;
			test_intc0: intc0 {
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			test_intc1: intc1 {
				interrupt-controller;
				#interrupt-cells = <3>;
			};

			test_intc2: intc2 {
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			test_intmap0: intmap0 {
				#interrupt-cells = <1>;
				#address-cells = <0>;
				interrupt-map = <1 &test_intc0 9>,
						<2 &test_intc1 10 11 12>,
						<3 &test_intc2 13 14>,
						<4 &test_intc2 15 16>;
			};

			test_intmap1: intmap1 {
				#interrupt-cells = <2>;
				interrupt-map = <0x5000 1 2 &test_intc0 15>;
			};

			interrupts0 {
				interrupt-parent = <&test_intc0>;
				interrupts = <1>, <2>, <3>, <4>;
			};

			interrupts1 {
				interrupt-parent = <&test_intmap0>;
				interrupts = <1>, <2>, <3>, <4>;
			};

			interrupts-extended0 {
				reg = <0x5000 0x100>;
				interrupts-extended = <&test_intc0 1>,
						      <&test_intc1 2 3 4>,
						      <&test_intc2 5 6>,
						      <&test_intmap0 1>,
						      <&test_intmap0 2>,
						      <&test_intmap0 3>,
						      <&test_intmap1 1 2>;
			};
		};
	};
};