summaryrefslogtreecommitdiff
path: root/tools/perf/pmu-events/arch/x86/icelake/virtual-memory.json
blob: 7180a900c1751434ab0e3c6d0e0facd16bc03347 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
[
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 4K pages.  The page walks can end with or without a page fault.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x2",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Page walks completed due to a demand data load to a 4K page."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 2M/4M pages.  The page walks can end with or without a page fault.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x4",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts demand data loads that caused a completed page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels. The page walk can end with or without a fault.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0xe",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a demand load.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a demand load.",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Loads that miss the DTLB and hit the STLB."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 4K pages.  The page walks can end with or without a page fault.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x2",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "100003",
        "BriefDescription": "Page walks completed due to a demand data store to a 4K page."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 2M/4M pages.  The page walks can end with or without a page fault.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x4",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "100003",
        "BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts demand data stores that caused a completed page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels. The page walk can end with or without a fault.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0xe",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a store.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "PEBScounters": "0,1,2,3",
        "EventName": "DTLB_STORE_MISSES.STLB_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Stores that miss the DTLB and hit the STLB."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts completed page walks (4K page size) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB. The page walk can end with or without a fault.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x2",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "100003",
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts code misses in all ITLB (Instruction TLB) levels that caused a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x4",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "100003",
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts completed page walks (2M and 4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0xe",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB_MISSES.WALK_PENDING",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a code (instruction fetch) request.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB).",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB_MISSES.STLB_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
        "EventCode": "0xAE",
        "Counter": "0,1,2,3",
        "UMask": "0x1",
        "PEBScounters": "0,1,2,3",
        "EventName": "ITLB.ITLB_FLUSH",
        "SampleAfterValue": "100007",
        "BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.",
        "EventCode": "0xBD",
        "Counter": "0,1,2,3",
        "UMask": "0x1",
        "PEBScounters": "0,1,2,3",
        "EventName": "TLB_FLUSH.DTLB_THREAD",
        "SampleAfterValue": "100007",
        "BriefDescription": "DTLB flush attempts of the thread-specific entries"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).",
        "EventCode": "0xBD",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "PEBScounters": "0,1,2,3",
        "EventName": "TLB_FLUSH.STLB_ANY",
        "SampleAfterValue": "100007",
        "BriefDescription": "STLB flush attempts"
    }
]