diff options
| author | Andrew Geissler <openbmcbump-github@yahoo.com> | 2019-11-25 23:30:26 +0300 |
|---|---|---|
| committer | Brad Bishop <bradleyb@fuzziesquirrel.com> | 2019-12-02 21:01:38 +0300 |
| commit | e8596e6e2b2bf966b6eaa6d08a21153a0ddab2c5 (patch) | |
| tree | adee54604abd051445e307995320d4be2ed9ac18 /meta-intel/meta-common/recipes-intel | |
| parent | 6dbb316ab9052d4dbf158377e1ffe36f205d5477 (diff) | |
| download | openbmc-e8596e6e2b2bf966b6eaa6d08a21153a0ddab2c5.tar.xz | |
x86-power-control: srcrev bump 174ec66e41..3f6ecb2124
Chen Yugang (2):
Set Chassis capabilities
Update NMISource behavior after its Property moved to phospher-dbus-interfaces
Jason M. Bills (4):
Use Host Off state for warm reset notification
Update the saved power state after checking the restore policy
Manage the RestartCause property from power-control
Update the MAINTAINERS file
Vijay Khemka (1):
Removing some GPIO line dependency
(From meta-intel rev: a77fa324cd591c87d5b57644ecef6f47a650c540)
Change-Id: If2c40c3afeb6810bf12740abe7929bf82831be20
Signed-off-by: Andrew Geissler <openbmcbump-github@yahoo.com>
Signed-off-by: Brad Bishop <bradleyb@fuzziesquirrel.com>
Diffstat (limited to 'meta-intel/meta-common/recipes-intel')
| -rwxr-xr-x | meta-intel/meta-common/recipes-intel/chassis/x86-power-control_git.bb | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-intel/meta-common/recipes-intel/chassis/x86-power-control_git.bb b/meta-intel/meta-common/recipes-intel/chassis/x86-power-control_git.bb index 668d0a1ca..81ad1d0b8 100755 --- a/meta-intel/meta-common/recipes-intel/chassis/x86-power-control_git.bb +++ b/meta-intel/meta-common/recipes-intel/chassis/x86-power-control_git.bb @@ -2,7 +2,7 @@ SUMMARY = "Chassis Power Control service for Intel based platforms" DESCRIPTION = "Chassis Power Control service for Intel based platforms" SRC_URI = "git://github.com/openbmc/x86-power-control.git;protocol=ssh" -SRCREV = "174ec66e41c0182ae3299637c2846a57dc4684f5" +SRCREV = "3f6ecb212494d1a9362256d7aae03e11f3efb6f7" PV = "1.0+git${SRCPV}" |