summaryrefslogtreecommitdiff
path: root/meta-nuvoton/recipes-bsp/images/npcm8xx-bootblock.inc
AgeCommit message (Collapse)AuthorFilesLines
2022-12-19meta-nuvoton: npcm8xx-bootblock: update to 0.2.8Benjamin Fair1-1/+1
Changelog: version 0.2.8 - Nov 22 2022 ============= - Bug fix: disable RECALIB in DDR, after training, before sweep phase. - eSPI: enable auto handshake. Version 0.2.6 - Oct 26 2022 ============= - Bug fix: If DRAM is 2GB and max DRAM size in header is smaller, GMMAP should be set according to header, not according to the physical device. Version 0.2.4 - Oct 18 2022 ============= - MC: Support 2GB DRAM - MC: Updated TRFC default to 2GB DRAM and fixed value for 1600/1G - CLK: always set PLLs by bootblock. Set all dividers in PORST. - SPI-X: upper limit of 33MHz. Signed-off-by: Benjamin Fair <benjaminfair@google.com> Change-Id: Ia82fba195139d245ccb7f62218a900069c575e2c
2022-12-01meta-nuvoton: move npcm8xx-bootblock recipe into inc fileTim Lee1-0/+25
Follow the other npcm8xx recipes to use different versions of this recipe for different platforms. Tested: build pass and boot up successfully with correct bootblock version. Signed-off-by: Tim Lee <timlee660101@gmail.com> Change-Id: Ic97de46876e7e821b65515846d40c939d273bcc1