summaryrefslogtreecommitdiff
path: root/Documentation/arch/arm/stm32/stm32-dma-mdma-chaining.rst
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2023-07-30 20:59:19 +0300
committerLinus Torvalds <torvalds@linux-foundation.org>2023-07-30 20:59:19 +0300
commiteb9fe1791ba87ec95a0408b7074f2400459aa1e4 (patch)
treeda0c2adf5a006112e6ca1e7121a46d6e5b65760c /Documentation/arch/arm/stm32/stm32-dma-mdma-chaining.rst
parentd31e3792919e5c97d572c8a27a5a7c1eb9de5aca (diff)
parentde990908521073d98a46ad0e29885df447e95242 (diff)
downloadlinux-eb9fe1791ba87ec95a0408b7074f2400459aa1e4.tar.xz
Merge tag 'irq_urgent_for_v6.5_rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
Pull irq fixes from Borislav Petkov: - Work around an erratum on GIC700, where a race between a CPU handling a wake-up interrupt, a change of affinity, and another CPU going to sleep can result in a lack of wake-up event on the next interrupt - Fix the locking required on a VPE for GICv4 - Enable Rockchip 3588001 erratum workaround for RK3588S - Fix the irq-bcm6345-l1 assumtions of the boot CPU always be the first CPU in the system * tag 'irq_urgent_for_v6.5_rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: irqchip/gic-v3: Workaround for GIC-700 erratum 2941627 irqchip/gic-v3: Enable Rockchip 3588001 erratum workaround for RK3588S irqchip/gic-v4.1: Properly lock VPEs when doing a directLPI invalidation irq-bcm6345-l1: Do not assume a fixed block to cpu mapping
Diffstat (limited to 'Documentation/arch/arm/stm32/stm32-dma-mdma-chaining.rst')
0 files changed, 0 insertions, 0 deletions