summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
diff options
context:
space:
mode:
authorLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>2020-07-16 20:18:19 +0300
committerGeert Uytterhoeven <geert+renesas@glider.be>2020-08-17 10:37:16 +0300
commit2f3c7323aba207b5cf1e769b8f48ce726531de4a (patch)
tree775392893b0afb892d4cee8e6bd9c277ee2069e3 /arch/arm64/boot/dts/renesas/r8a774e1.dtsi
parentcbb2f09abcd635888508338d4436771fe07688d1 (diff)
downloadlinux-2f3c7323aba207b5cf1e769b8f48ce726531de4a.tar.xz
arm64: dts: renesas: r8a774e1: Add SATA controller node
Add the SATA controller node to the RZ/G2H SoC specific dtsi. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com> Link: https://lore.kernel.org/r/1594919915-5225-5-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'arch/arm64/boot/dts/renesas/r8a774e1.dtsi')
-rw-r--r--arch/arm64/boot/dts/renesas/r8a774e1.dtsi12
1 files changed, 12 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
index aaa55f9449f5..832abe712e6c 100644
--- a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
@@ -1499,6 +1499,18 @@
status = "disabled";
};
+ sata: sata@ee300000 {
+ compatible = "renesas,sata-r8a774e1",
+ "renesas,rcar-gen3-sata";
+ reg = <0 0xee300000 0 0x200000>;
+ interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 815>;
+ power-domains = <&sysc R8A774E1_PD_ALWAYS_ON>;
+ resets = <&cpg 815>;
+ iommus = <&ipmmu_hc 2>;
+ status = "disabled";
+ };
+
gic: interrupt-controller@f1010000 {
compatible = "arm,gic-400";
#interrupt-cells = <3>;