diff options
author | Takeshi Kihara <takeshi.kihara.df@renesas.com> | 2019-06-09 15:43:18 +0300 |
---|---|---|
committer | Simon Horman <horms+renesas@verge.net.au> | 2019-06-12 15:10:47 +0300 |
commit | 06585ed38b6698bcaccd0f969e8117b2780d6355 (patch) | |
tree | 3412bb6be2856724a14eb7af3e30eab7dde4d67a /arch/arm64/boot/dts/renesas/r8a77990.dtsi | |
parent | ec0a286a339e0fff8666d48ccce48263488e64fb (diff) | |
download | linux-06585ed38b6698bcaccd0f969e8117b2780d6355.tar.xz |
arm64: dts: renesas: r8a77990: Fix register range of display node
Since the R8A77990 SoC uses DU{0,1}, the range from the base address to
the 0x4000 address is used.
This patch fixed it.
Fixes: 13ee2bfc5444 ("arm64: dts: renesas: r8a77990: Add display output support")
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Yoshihiro Kaneko <ykaneko0929@gmail.com>
Reviewed-by: Simon Horman <horms+renesas@verge.net.au>
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm64/boot/dts/renesas/r8a77990.dtsi')
-rw-r--r-- | arch/arm64/boot/dts/renesas/r8a77990.dtsi | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a77990.dtsi b/arch/arm64/boot/dts/renesas/r8a77990.dtsi index b898a118408d..b4318661f35e 100644 --- a/arch/arm64/boot/dts/renesas/r8a77990.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a77990.dtsi @@ -1760,7 +1760,7 @@ du: display@feb00000 { compatible = "renesas,du-r8a77990"; - reg = <0 0xfeb00000 0 0x80000>; + reg = <0 0xfeb00000 0 0x40000>; interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>; clocks = <&cpg CPG_MOD 724>, |