diff options
| author | Vignesh Raghavendra <vigneshr@ti.com> | 2021-06-07 16:45:58 +0300 |
|---|---|---|
| committer | Nishanth Menon <nm@ti.com> | 2021-06-14 17:29:57 +0300 |
| commit | d65f069e50a3f69c3196251bb770b1308c7686e6 (patch) | |
| tree | cb98b81755e5b515eafcf5e0b93d2ab68693c792 /arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi | |
| parent | d3f1b155c04d949c843e6028034766aba1e0f8bf (diff) | |
| download | linux-d65f069e50a3f69c3196251bb770b1308c7686e6.tar.xz | |
arm64: dts: ti: Drop reg-io-width/reg-shift from UART nodes
8250_omap compatible UART IPs on all SoCs have registers aligned at 4
byte address boundary and constant byte addressability. Thus there is no
need for reg-io-width or reg-shift DT properties. These properties are
not used by 8250_omap driver nor documented as part of binding document.
Therefore drop them.
This is in preparation to move omap-serial.txt to YAML format.
Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
Reviewed-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Link: https://lore.kernel.org/r/20210607134558.23704-1-vigneshr@ti.com
Diffstat (limited to 'arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi')
| -rw-r--r-- | arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi b/arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi index eaf7edb2ef4d..59cc58f7d0c8 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi @@ -9,8 +9,6 @@ mcu_uart0: serial@4a00000 { compatible = "ti,am64-uart", "ti,am654-uart"; reg = <0x00 0x04a00000 0x00 0x100>; - reg-shift = <2>; - reg-io-width = <4>; interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>; clock-frequency = <48000000>; current-speed = <115200>; @@ -22,8 +20,6 @@ mcu_uart1: serial@4a10000 { compatible = "ti,am64-uart", "ti,am654-uart"; reg = <0x00 0x04a10000 0x00 0x100>; - reg-shift = <2>; - reg-io-width = <4>; interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>; clock-frequency = <48000000>; current-speed = <115200>; |