summaryrefslogtreecommitdiff
path: root/drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h
diff options
context:
space:
mode:
authorJack Xu <jack.xu@intel.com>2020-11-06 14:27:54 +0300
committerHerbert Xu <herbert@gondor.apana.org.au>2020-11-13 12:38:51 +0300
commitfc5f3f86e5afb4008c6dea054fe4df302edd84df (patch)
tree2f5263f8acf9568f681c2c8daf9eac30a159e171 /drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h
parent58c173b9cb84aa40111c971d957980e4418a1c5e (diff)
downloadlinux-fc5f3f86e5afb4008c6dea054fe4df302edd84df.tar.xz
crypto: qat - introduce chip info structure
Introduce the chip info structure which contains device specific information. The initialization path has been split between common and hardware specific in order to facilitate the introduction of the next generation hardware. Signed-off-by: Jack Xu <jack.xu@intel.com> Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com> Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com> Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h')
-rw-r--r--drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h7
1 files changed, 6 insertions, 1 deletions
diff --git a/drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h b/drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h
index 7d44786a223a..6b1ad629357b 100644
--- a/drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h
+++ b/drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h
@@ -22,13 +22,18 @@ struct icp_qat_fw_loader_hal_handle {
unsigned int max_ustore;
};
+struct icp_qat_fw_loader_chip_info {
+ bool sram_visible;
+ bool fw_auth;
+};
+
struct icp_qat_fw_loader_handle {
struct icp_qat_fw_loader_hal_handle *hal_handle;
+ struct icp_qat_fw_loader_chip_info *chip_info;
struct pci_dev *pci_dev;
void *obj_handle;
void *sobj_handle;
void *mobj_handle;
- bool fw_auth;
void __iomem *hal_sram_addr_v;
void __iomem *hal_cap_g_ctl_csr_addr_v;
void __iomem *hal_cap_ae_xfer_csr_addr_v;