summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorQing Zhang <zhangqing@loongson.cn>2023-02-25 10:52:57 +0300
committerHuacai Chen <chenhuacai@loongson.cn>2023-02-25 17:12:17 +0300
commitedffa33c7bb5a73e90c754c7a497162b77d7c55f (patch)
tree64292d0bc9301134eaeafd6a02977cc9e8913fd6 /include
parent35c94fab6eee72d60d9cd8d1e6e43e1f77b1dce2 (diff)
downloadlinux-edffa33c7bb5a73e90c754c7a497162b77d7c55f.tar.xz
LoongArch: Add hardware breakpoints/watchpoints support
Use perf framework to manage hardware instruction and data breakpoints. LoongArch defines hardware watchpoint functions for instruction fetch and memory load/store operations. After the software configures hardware watchpoints, the processor hardware will monitor the access address of the instruction fetch and load/store operation, and trigger an exception of the watchpoint when it meets the conditions set by the watchpoint. The hardware monitoring points for instruction fetching and load/store operations each have a register for the overall configuration of all monitoring points, a register for recording the status of all monitoring points, and four registers required for configuration of each watchpoint individually. Signed-off-by: Qing Zhang <zhangqing@loongson.cn> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions