summaryrefslogtreecommitdiff
path: root/arch/riscv/boot/dts/sifive/Makefile
AgeCommit message (Expand)AuthorFilesLines
2021-06-12riscv: Fix BUILTIN_DTB for sifive and microchip socAlexandre Ghiti1-0/+1
2021-01-08riscv: dts: add initial board data for the SiFive HiFive UnmatchedYash Shah1-1/+2
2019-07-01arch: riscv: add config option for building SiFive's SoC resourceLoys Ollivier1-1/+1
2019-06-17riscv: dts: add initial board data for the SiFive HiFive UnleashedPaul Walmsley1-0/+2