summaryrefslogtreecommitdiff
path: root/drivers/clk/hisilicon
AgeCommit message (Expand)AuthorFilesLines
2017-11-18Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds6-10/+18
2017-11-14Merge branch 'clk-const' into clk-nextStephen Boyd3-4/+4
2017-11-14clk: hi3798cv200: correct parent mux clock for 'clk_sdio0_ciu'Shawn Guo1-1/+11
2017-11-14clk: hisilicon: Delete an error message for a failed memory allocation in his...Markus Elfring1-3/+1
2017-11-14clk: hi3660: fix incorrect uart3 clock freqencyZhong Kaihua1-1/+1
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-11-02clk: hisilicon: make clk_ops constBhumika Goyal3-4/+4
2017-11-01clk: hi6220: mark clock cs_atb_syspll as criticalLeo Yan1-1/+1
2017-09-01clk: hi6220: change watchdog clock sourceLeo Yan1-3/+3
2017-06-21clk: hisilicon: add usb2 clocks for hi3798cv200 SoCJiancheng Xue1-0/+21
2017-06-20clk: hi6220: add acpu clockZhangfei Gao1-0/+22
2017-06-20clk: hi3660: Set PPLL2 to 2880MZhong Kaihua1-2/+2
2017-06-20clk: hi3660: add clocks for video encoder, decoder and ISPChen Jun1-0/+40
2017-06-20clk: hi3660: fix wrong parent name of clk_mux_sysbusChen Jun1-2/+4
2017-06-20clk: Hi3660: register fixed_rate_clks with CLK_OF_DECLARE_DRIVERLeo Yan1-10/+38
2017-04-19clk: hi3620: Fix a typo in one variable nameMarkus Elfring1-3/+3
2017-04-19clk: hi3620: Delete error messages for a failed memory allocation in two func...Markus Elfring1-6/+2
2017-04-19clk: hi3620: Use kcalloc() in hi3620_mmc_clk_init()Markus Elfring1-1/+1
2017-04-19clk: hisilicon: Delete error messages for failed memory allocations in hisi_c...Markus Elfring1-6/+4
2017-04-19clk: hisilicon: Use devm_kmalloc_array() in hisi_clk_alloc()Markus Elfring1-2/+3
2017-04-19clk: hisilicon: Use kcalloc() in hisi_clk_init()Markus Elfring1-2/+1
2017-04-12clk: hi6220: add debug APB clockLeo Yan1-0/+1
2017-01-27clk: hisilicon: fix lock assignmentLeo Yan1-0/+1
2017-01-10clk: hisilicon: Add clock driver for hi3660 SoCZhangfei Gao3-0/+575
2016-11-15clk: Hi6220: enable stub clock driver for ARCH_HISILeo Yan1-0/+1
2016-11-15Merge branch 'clk-hisi' into clk-nextStephen Boyd5-0/+719
2016-11-14clk: hisilicon: add CRG driver for Hi3516CV300 SoCPan Wen3-0/+339
2016-11-12clk: hisilicon: add CRG driver for Hi3798CV200 SoCJiancheng Xue4-0/+380
2016-10-18clk: hi6220: use CLK_OF_DECLARE_DRIVER for sysctrl and mediactrl clock initShawn Guo1-2/+2
2016-07-07clk: hi6220: Change syspll and media_syspll clk to 1.19GHzXinliang Liu1-2/+2
2016-06-30clk: hisilicon: hi3519: add driver remove path and fix some issuesJiancheng Xue1-16/+100
2016-06-30clk: hisilicon: add hisi_clk_unregister_* functionsJiancheng Xue1-0/+21
2016-06-30clk: hisilicon: add error processing for hisi_clk_register_* functionsJiancheng Xue2-15/+55
2016-06-30clk: hisilicon: add hisi_clk_alloc function.Jiancheng Xue2-0/+32
2016-06-30reset: hisilicon: change the definition of hisi_reset_initJiancheng Xue3-13/+13
2016-06-30Merge branch 'clk-hi6220-rtc' into clk-nextStephen Boyd1-0/+2
2016-06-30clk: hi6220: Add RTC clock for pl031Zhangfei Gao1-0/+2
2016-06-21clk: hi6220: fix missing clk.h includeBen Dooks1-0/+2
2016-05-06clk: hisilicon: add CRG driver for hi3519 socJiancheng Xue3-0/+140
2016-05-06clk: hisilicon: export some hisilicon APIs to modulesJiancheng Xue2-15/+22
2016-05-06reset: hisilicon: add reset controller driver for hisilicon SOCsJiancheng Xue4-0/+178
2016-03-03clk: hisilicon: Remove CLK_IS_ROOTStephen Boyd5-56/+56
2015-09-17clk: Remove unneeded semicolonsJavier Martinez Canillas1-1/+1
2015-09-03clk: Hi6220: separately build stub clock driverLeo Yan2-2/+9
2015-08-25clk: Hi6220: add stub clock driverLeo Yan3-2/+278
2015-08-04clk: hisi: refine parameter checking for initLeo Yan1-8/+3
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd4-8/+1
2015-07-28clk: fix some determine_rate implementationsBoris Brezillon1-1/+1
2015-07-28clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon1-22/+17
2015-07-20clk: hisilicon: Remove clk.h includeStephen Boyd4-8/+1