summaryrefslogtreecommitdiff
path: root/drivers/clk/meson/g12a.c
AgeCommit message (Expand)AuthorFilesLines
2021-06-09clk: meson: g12a: Add missing NNA source clocks for g12bNick Xie1-0/+6
2021-05-20clk: meson: g12a: fix gp0 and hifi rangesJerome Brunet1-1/+1
2020-11-26clk: meson: g12a: add MIPI DSI Host Pixel ClockNeil Armstrong1-0/+74
2020-11-23clk: meson: enable building as modulesKevin Hilman1-1/+4
2020-11-14clk: meson: g12: use devm variant to register notifiersJerome Brunet1-14/+20
2020-11-14clk: meson: g12: drop use of __clk_lookup()Jerome Brunet1-36/+32
2020-08-29clk: meson: g12a: mark fclk_div2 as criticalStefan Agner1-0/+11
2020-06-19clk: meson: g12a: Add support for NNA CLK source clocksDmitry Shmidt1-0/+119
2020-04-16clk: meson: g12a: Prepare the GPU clock tree to change at runtimeMartin Blumenstingl1-8/+22
2020-02-19clk: meson: g12a: add support for the SPICC SCLK Source clocksNeil Armstrong1-0/+129
2019-12-16clk: meson: g12a: fix missing uart2 in regmap tableJerome Brunet1-0/+1
2019-10-01clk: meson: g12a: set CLK_MUX_ROUND_CLOSEST on the cpu clock muxesNeil Armstrong1-0/+9
2019-10-01clk: meson: g12a: fix cpu clock rate settingNeil Armstrong1-2/+2
2019-08-26clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocksNeil Armstrong1-0/+60
2019-08-26clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clockNeil Armstrong1-0/+184
2019-08-26clk: meson: g12a: add support for SM1 GP1 PLLNeil Armstrong1-0/+300
2019-08-09clk: meson: g12a: add notifiers to handle cpu clock changeNeil Armstrong1-54/+481
2019-07-29clk: meson: clk-regmap: migrate to new parent description methodAlexandre Mergnat1-0/+6
2019-07-29clk: meson: g12a: migrate to the new parent description methodAlexandre Mergnat1-394/+693
2019-07-25clk: meson: g12a: fix hifi typo in mali parent_namesAlexandre Mergnat1-1/+1
2019-06-11clk: meson: g12a: mark fclk_div3 as criticalNeil Armstrong1-0/+10
2019-06-11clk: meson: g12a: Add support for G12B CPUB clocksNeil Armstrong1-0/+762
2019-06-11clk: meson-g12a: add temperature sensor clocksGuillaume La Roque1-0/+31
2019-05-20clk: meson: g12a: add controller register initJerome Brunet1-1/+7
2019-05-20clk: meson: g12a: add mpll register init sequencesJerome Brunet1-0/+24
2019-05-20clk: meson: fix MPLL 50M binding id typoJerome Brunet1-2/+2
2019-05-07Merge branches 'clk-doc', 'clk-more-critical', 'clk-meson' and 'clk-basic-be'...Stephen Boyd1-0/+631
2019-04-01clk: meson-g12a: add video decoder clocksMaxime Jourdan1-0/+163
2019-04-01clk: meson-g12a: add PCIE PLL clocksNeil Armstrong1-0/+118
2019-04-01clk: meson: g12a: add cpu clocksNeil Armstrong1-0/+350
2019-03-19clk: meson-g12a: fix VPU clock parentsNeil Armstrong1-1/+1
2019-03-19clk: meson: g12a: fix VPU clock muxes maskMaxime Jourdan1-2/+2
2019-02-04clk: meson: factorise meson64 peripheral clock controller driversJerome Brunet1-49/+9
2019-02-04clk: meson: g12a: add peripheral clock controllerJian Hu1-0/+2399