summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas
AgeCommit message (Expand)AuthorFilesLines
2021-03-30clk: renesas: Zero init clk_init_dataGeert Uytterhoeven8-16/+11
2021-03-24clk: renesas: Couple of spelling fixesBhaskar Chowdhury1-2/+2
2021-03-12clk: renesas: r8a779a0: Add CMT clocksWolfram Sang1-0/+4
2021-03-12clk: renesas: r8a7795: Add TMU clocksNiklas Söderlund1-0/+6
2021-03-10clk: renesas: r8a779a0: Add TSC clockNiklas Söderlund1-0/+1
2021-03-10clk: renesas: r8a779a0: Add TMU clocksWolfram Sang1-0/+6
2021-03-08clk: renesas: r8a77965: Add DAB clockFabrizio Castro1-0/+1
2021-03-08clk: renesas: r8a77990: Add DAB clockFabrizio Castro1-0/+1
2021-01-28clk: renesas: cpg-mssr: Fix formatting issues for 'smstpcr_saved's documentationLee Jones1-2/+2
2021-01-25clk: renesas: r8a779a0: Add RAVB clocksWolfram Sang1-0/+6
2021-01-25clk: renesas: r8a779a0: Add I2C clocksWolfram Sang1-0/+7
2021-01-12clk: renesas: r8a779a0: Add SYS-DMAC clocksGeert Uytterhoeven1-0/+2
2021-01-12clk: renesas: r8a779a0: Add SDHI supportWolfram Sang2-2/+16
2021-01-12clk: renesas: rcar-gen3: Factor out CPG libraryWolfram Sang5-251/+309
2021-01-12clk: renesas: rcar-gen3: Remove cpg_quirks access when registering SD clockWolfram Sang1-9/+10
2021-01-12clk: renesas: r8a779a0: Add MSIOF clocksGeert Uytterhoeven1-0/+6
2021-01-12clk: renesas: r8a779a0: Add PFC/GPIO clocksGeert Uytterhoeven1-0/+5
2021-01-07clk: renesas: r8a779a0: Fix parent of CBFUSA clockGeert Uytterhoeven1-1/+1
2021-01-07clk: renesas: r8a779a0: Remove non-existent S2 clockGeert Uytterhoeven1-1/+0
2021-01-07clk: renesas: r8a779a0: Add HSCIF supportWolfram Sang1-0/+4
2020-12-28clk: renesas: r8a779a0: Add RWDT clocksWolfram Sang1-0/+9
2020-12-28clk: renesas: r8a779a0: Add VSPX clock supportKieran Bingham1-0/+4
2020-12-28clk: renesas: r8a779a0: Add VSPD clock supportKieran Bingham1-0/+2
2020-12-28clk: renesas: r8a779a0: Add FCPVD clock supportKieran Bingham1-0/+2
2020-12-28clk: renesas: r8a77995: Add TMU clocksNiklas Söderlund1-0/+5
2020-12-28clk: renesas: r8a77990: Add TMU clocksNiklas Söderlund1-0/+5
2020-12-28clk: renesas: r8a77965: Add TMU clocksNiklas Söderlund1-0/+5
2020-12-28clk: renesas: r8a7796: Add TMU clocksNiklas Söderlund1-0/+5
2020-12-21Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds9-33/+134
2020-12-10clk: renesas: sh73a0: Stop using __raw_*() I/O accessorsGeert Uytterhoeven1-1/+1
2020-12-10clk: renesas: r8a774c0: Add RPC clocksLad Prabhakar3-0/+42
2020-12-10clk: renesas: r8a779a0: Fix R and OSC clocksGeert Uytterhoeven1-3/+10
2020-12-10clk: renesas: cpg-mssr: fix kerneldoc of cpg_mssr_privKrzysztof Kozlowski1-1/+2
2020-12-10clk: renesas: rcar-usb2-clock-sel: Replace devm_reset_control_array_get()Yejune Deng1-1/+1
2020-12-10clk: renesas: r8a774b1: Add RPC clocksBiju Das1-0/+8
2020-12-10clk: renesas: r8a774a1: Add RPC clocksBiju Das1-0/+8
2020-12-10clk: renesas: r8a779a0: Add VIN clocksJacopo Mondi1-0/+32
2020-12-10clk: renesas: r8a779a0: Add CSI4[0-3] clocksJacopo Mondi1-0/+4
2020-12-10clk: renesas: r8a779a0: Make rcar_r8a779a0_cpg_clk_register() staticGeert Uytterhoeven1-1/+1
2020-12-08clk: renesas: r9a06g032: Drop __packed for portabilityGeert Uytterhoeven1-1/+1
2020-10-26clk: renesas: rcar-gen3: Remove stp_ck handling for SDHIWolfram Sang1-26/+25
2020-09-17clk: renesas: rcar-gen3: Update description for RZ/G2Lad Prabhakar1-1/+1
2020-09-17clk: renesas: cpg-mssr: Add support for R-Car V3UYoshihiro Shimoda5-1/+316
2020-09-17clk: renesas: cpg-mssr: Add register pointers into struct cpg_mssr_privYoshihiro Shimoda1-35/+47
2020-09-17clk: renesas: cpg-mssr: Use enum clk_reg_layout instead of a boolean flagYoshihiro Shimoda3-19/+22
2020-09-04clk: renesas: rcar-gen2: Rename vsp1-(sy|rt) clocks to vsp(s|r)Lad Prabhakar7-8/+8
2020-09-04clk: renesas: r8a7742: Add clk entry for VSPRLad Prabhakar1-1/+2
2020-07-13clk: renesas: cpg-mssr: Add r8a774e1 supportMarian-Cristian Rotariu5-0/+362
2020-06-22clk: renesas: rzg2: Mark RWDT clocks as criticalUlrich Hecht3-0/+3
2020-06-22clk: renesas: rcar-gen3: Mark RWDT clocks as criticalUlrich Hecht7-5/+7