summaryrefslogtreecommitdiff
path: root/drivers/clk/samsung/clk-exynos5250.c
AgeCommit message (Expand)AuthorFilesLines
2019-08-08clk: samsung: Change signature of exynos5_subcmus_init() functionSylwester Nawrocki1-1/+6
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner1-4/+1
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd1-0/+1
2018-10-05clk: samsung: exynos5250: Use generic helper for handling suspend/resumeMarek Szyprowski1-40/+2
2018-03-14clk: samsung: exynos5250: Add missing clocks for FIMC LITE SYSMMU devicesMarek Szyprowski1-0/+6
2018-03-06clk: samsung: exynos5250: Move PD-dependent clocks to Exynos5 sub-CMUMarek Szyprowski1-16/+35
2018-02-23clk: samsung: Add compile time PLL rate validatorsAndrzej Hajda1-27/+27
2018-02-23clk: samsung: exynos5250: Fix PLL ratesAndrzej Hajda1-4/+4
2017-10-09clk: samsung: Remove clkdev alias support in Exynos5250 clk driverMarek Szyprowski1-9/+9
2016-06-02clk: samsung: exynos5250: Move sleep init function to init sectionKrzysztof Kozlowski1-2/+2
2016-06-02clk: samsung: exynos5250: Constify all clock initializersKrzysztof Kozlowski1-10/+10
2016-06-02clk: samsung: Remove useless check for return value of samsung_clk_initKrzysztof Kozlowski1-2/+1
2016-03-03clk: samsung: Remove CLK_IS_ROOTStephen Boyd1-5/+5
2015-10-23clk: samsung: exynos5250: Add DISP1 clocksTomeu Vizoso1-1/+13
2015-07-28Merge branch 'v4.3-topic/clk-samsung' of git://git.kernel.org/pub/scm/linux/k...Michael Turquette1-0/+31
2015-07-24clk: exynos5250: add cpu clock configuration data and instantiate cpu clockThomas Abraham1-0/+31
2015-07-20clk: samsung: Properly include clk.h and clkdev.hStephen Boyd1-2/+0
2014-07-26clk: samsung: Make of_device_id array constKrzysztof Kozlowski1-1/+1
2014-06-30clk: samsung: Register clk provider only after registering its all clocksSylwester Nawrocki1-0/+2
2014-06-30clk/exynos5250: fix bit number for tv sysmmu clockRahul Sharma1-1/+1
2014-05-31Merge tag 'samsung-drivers-2' of git://git.kernel.org/pub/scm/linux/kernel/gi...Olof Johansson1-0/+35
2014-05-26clk: exynos5250: Add missing sysmmu clocks for DISP and ISP blocksCho KyongHo1-0/+35
2014-05-26ARM: EXYNOS: Move arm core power down clock to exynos5250 common clockAmit Daniel Kachhap1-0/+42
2014-05-14clk: samsung: exynos5250: Add clocks for G3DArun Kumar K1-1/+14
2014-05-14clk: samsung: exynos5250/5420: Add gate clock for SSS moduleNaveen Krishna Chatradhi1-0/+1
2014-05-14clk/samsung: add support for multiple clock providersRahul Sharma1-10/+15
2014-02-14clk: samsung: Drop old suspend/resume codeTomasz Figa1-1/+1
2014-02-14clk: samsung: exynos5250: Move suspend/resume handling to SoC driverTomasz Figa1-5/+44
2014-01-08clk: exynos5250: add clock ID for div_pcm0Andrew Bresticker1-1/+1
2014-01-08clk: exynos5250: replace clock ID private enums with IDs from DT headerAndrzej Hajda1-295/+264
2014-01-08clk: exynos5250: register APLL rate tableAndrew Bresticker1-1/+24
2013-12-30clk: exynos5250: Add CLK_SET_RATE_PARENT flag to mout_apllSachin Kamat1-1/+2
2013-12-30clk: samsung: exynos5250: Fix parents of gate clocks from MFC domainTomasz Figa1-3/+5
2013-12-30clk: samsung: exynos5250: Correct parent list of audio muxesTomasz Figa1-3/+3
2013-12-30clk: samsung: exynos5250: Add missing unpopulated mux parentsTomasz Figa1-4/+12
2013-12-30clk: samsung: exynos5250: Fix parent of gate clocks from DISP1 domainTomasz Figa1-6/+8
2013-12-30clk: samsung: exynos5250: Fix parents of gate clocks from GSCL domainTomasz Figa1-8/+17
2013-12-30clk: samsung: exynos5250: Make names of mux and div clocks consistentTomasz Figa1-122/+123
2013-12-30clk: samsung: exynos5250: Sort definitions by registers and bitfieldTomasz Figa1-102/+188
2013-12-30clk: samsung: exynos5250: Add CLK_IGNORE_UNUSED flag for the sysreg clockAbhilash Kesavan1-1/+2
2013-12-30clk: samsung: exynos5250: Add MDMA0 clocksAbhilash Kesavan1-1/+4
2013-12-30clk: samsung: exynos5250: Fix ACP gate register offsetAbhilash Kesavan1-1/+1
2013-12-30clk: exynos5250: fix sysmmu_mfc{l,r} gate clocksAndrew Bresticker1-2/+2
2013-09-07clk: samsung: exynos5250: Simplify registration of PLL rate tablesTomasz Figa1-10/+2
2013-08-29clk/exynos5250: change parent to aclk200_disp1 for hdmi subsystemRahul Sharma1-2/+2
2013-08-09clk: exynos5250: Fix incorrect placement of __initdataSachin Kamat1-5/+5
2013-08-09clk: exynos5250: Make exynos5250_plls staticSachin Kamat1-1/+1
2013-08-03clk: samsung: Add EPLL and VPLL freq table for exynos5250 SoCVikas Sajjan1-0/+38
2013-08-03clk: samsung: Reorder MUX registration for mout_vpllsrcVikas Sajjan1-1/+6
2013-08-03clk: samsung: Add support to register rate_table for samsung pllsYadwinder Singh Brar1-7/+7