summaryrefslogtreecommitdiff
path: root/drivers/clk/tegra/clk-tegra124.c
AgeCommit message (Expand)AuthorFilesLines
2020-05-13clk: tegra: Fix initial rate for pll_a on Tegra124Thierry Reding1-1/+1
2020-03-12clk: tegra: Remove audio clocks configuration from clock driverSowjanya Komatineni1-3/+2
2020-03-12clk: tegra: Remove tegra_pmc_clk_init along with clk idsSowjanya Komatineni1-23/+10
2020-03-12clk: tegra: Remove CLK_M_DIV fixed clocksSowjanya Komatineni1-4/+0
2020-03-12clk: tegra: Add Tegra OSC to clock lookupSowjanya Komatineni1-0/+2
2020-03-12clk: tegra: Add support for OSC_DIV fixed clocksSowjanya Komatineni1-0/+4
2019-11-11clk: tegra: Reimplement SOR clock on Tegra124Thierry Reding1-9/+13
2019-11-11clk: tegra: Rename sor0_lvds to sor0_outThierry Reding1-6/+6
2019-11-11clk: tegra: Move SOR0 implementation to Tegra124Thierry Reding1-0/+49
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201Thomas Gleixner1-12/+1
2019-05-07Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd1-2/+1
2019-04-25clk: tegra124: Remove lock-enable bit from PLLMDmitry Osipenko1-2/+1
2019-04-23clk: core: replace clk_{readl,writel} with {readl,writel}Jonas Gorski1-2/+2
2018-12-15clk: tegra: Fix maximum audio sync clock for Tegra124/210Jon Hunter1-1/+8
2018-07-09clk: tegra: Make vde a child of pll_c3Thierry Reding1-1/+1
2018-07-09clk: tegra: Make vic03 a child of pll_c3Thierry Reding1-0/+1
2018-05-18clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20Dmitry Osipenko1-1/+1
2018-03-12clk: tegra: Specify VDE clock rateDmitry Osipenko1-1/+1
2018-03-12clk: tegra: Mark HCLK, SCLK and EMC as criticalDmitry Osipenko1-4/+3
2017-03-20clk: tegra: Add CEC clockPeter De Schrijver1-0/+1
2016-06-30clk: tegra: Initialize UTMI PLL when enabling PLLUAndrew Bresticker1-154/+2
2016-04-28clk: tegra: dpaux and dpaux1 are fixed factor clocksThierry Reding1-0/+4
2015-11-20clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rateRhyland Klein1-30/+63
2015-11-20clk: tegra: pll: Don't unconditionally set LOCK flagsRhyland Klein1-9/+15
2015-11-20clk: tegra: Constify pdiv-to-hw mappingsThierry Reding1-5/+5
2015-11-18clk: tegra: Format tables consistentlyThierry Reding1-184/+186
2015-11-18clk: tegra: Miscellaneous coding style cleanupsThierry Reding1-3/+3
2015-11-18clk: tegra: Fix 26 MHz oscillator frequencyThierry Reding1-1/+1
2015-10-20clk: tegra: Modify tegra_audio_clk_init to accept more pllsRhyland Klein1-1/+7
2015-08-26clk: tegra: Fix some static checker problemsStephen Boyd1-4/+4
2015-08-26Merge tag 'tegra-for-4.3-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd1-0/+82
2015-07-20clk: tegra: Properly include clk.hStephen Boyd1-1/+0
2015-07-16clk: tegra: Save/restore CCLKG_BURST_POLICY on suspendTuomas Tynkkynen1-0/+14
2015-07-16clk: tegra: Add DFLL DVCO reset control for Tegra124Paul Walmsley1-0/+68
2015-05-13clk: tegra: Set the EMC clock as the parent of the MC clockTomeu Vizoso1-12/+1
2015-05-13clk: tegra: Add EMC clock driverMikko Perttunen1-1/+4
2015-05-13clk: tegra: Remove old Tegra124 EMC clockMikko Perttunen1-1/+0
2015-04-10clk: tegra: Use the proper parent for plld_dsiThierry Reding1-6/+8
2015-04-10clk: tegra: Model oscillator as clockThierry Reding1-1/+2
2015-04-10clk: tegra: Enable HDA to HDMI clocks on Tegra124Dylan Reid1-0/+5
2015-02-02clk: tegra: Define PLLD_DSI and remove dsia(b)_muxMark Zhang1-20/+16
2015-02-02clk: tegra: Add support for the Tegra132 CAR IP blockPaul Walmsley1-9/+121
2015-02-02clk: tegra124: Add init data for dsi lp clocksSean Paul1-0/+2
2014-11-26clk: tegra: Implement memory-controller clockThierry Reding1-1/+6
2014-09-18clk: tegra124: Add PLL_M_UD and PLL_C_UD clocksMikko Perttunen1-0/+8
2014-06-27clk: tegra124: init table updatesPeter De Schrijver1-0/+6
2014-06-25clk: tegra: Add SATA clocks to Tegra124 initialization tableMikko Perttunen1-0/+2
2014-06-25clk: tegra: fix vi_sensor clocks on Tegra124Peter De Schrijver1-1/+1
2014-05-23clk: tegra: Initialize xusb clocksAndrew Bresticker1-0/+6
2014-05-23clk: tegra: Fix xusb_hs_src clock hierarchyAndrew Bresticker1-10/+5