summaryrefslogtreecommitdiff
path: root/drivers/pci/pcie
AgeCommit message (Expand)AuthorFilesLines
2023-02-25Merge tag 'pci-v6.3-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds4-52/+73
2023-02-22Merge branch 'pci/controller/vmd'Bjorn Helgaas1-0/+54
2023-02-22Merge branch 'pci/reset'Bjorn Helgaas1-2/+2
2023-02-22Merge branch 'pci/enumeration'Bjorn Helgaas1-2/+14
2023-02-11Revert "PCI/ASPM: Refactor L1 PM Substates Control Register programming"Bjorn Helgaas1-40/+34
2023-02-11Revert "PCI/ASPM: Save L1 PM Substates Capability for suspend/resume"Bjorn Helgaas1-37/+0
2023-02-09PCI/DPC: Await readiness of secondary bus after resetLukas Wunner1-2/+2
2023-02-02PCI/ASPM: Add pci_enable_link_state()Michael Bottini1-0/+54
2023-02-01PCI/portdrv: Prevent LS7A Bus Master clearing on shutdownHuacai Chen1-2/+14
2023-01-27PCI/AER: Remove redundant Device Control Error Reporting EnableBjorn Helgaas1-48/+0
2023-01-12PCI/AER: Configure ECRC only if AER is nativeVidya Sagar1-0/+3
2022-12-14Merge tag 'pci-v6.2-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds5-286/+264
2022-12-10Merge branch 'pci/portdrv'Bjorn Helgaas4-284/+256
2022-12-10PCI/portdrv: Allow AER service only for Root Ports & RCECsBjorn Helgaas1-1/+3
2022-12-04PCI/AER: Add optional logging callback for correctable errorDave Jiang1-1/+7
2022-11-22PCI/portdrv: Set PCIE_PORT_SERVICE_HP for Root and Downstream Ports onlyRafael J. Wysocki1-0/+2
2022-11-15PCI: pciehp: Enable by default if USB4 enabledAlbert Zhou1-2/+6
2022-10-24PCI/portdrv: Unexport pcie_port_service_register(), pcie_port_service_unregis...Bjorn Helgaas1-2/+0
2022-10-24PCI/portdrv: Move private things to portdrv.cBjorn Helgaas2-9/+9
2022-10-24PCI/portdrv: Squash into portdrv.cBjorn Helgaas4-272/+244
2022-10-06Merge branch 'pci/pm'Bjorn Helgaas1-130/+170
2022-10-06Merge branch 'pci/dpc'Bjorn Helgaas1-5/+10
2022-10-05PCI/ASPM: Correct LTR_L1.2_THRESHOLD computationBjorn Helgaas1-17/+32
2022-10-05PCI/ASPM: Ignore L1 PM Substates if device lacks capabilityBjorn Helgaas1-0/+3
2022-10-05PCI/ASPM: Factor out L1 PM Substates configurationBjorn Helgaas1-48/+55
2022-10-05PCI/ASPM: Save L1 PM Substates Capability for suspend/resumeVidya Sagar1-0/+37
2022-10-05PCI/ASPM: Refactor L1 PM Substates Control Register programmingVidya Sagar1-34/+40
2022-09-28PCI/DPC: Quirk PIO log size for certain Intel Root PortsMika Westerberg1-5/+10
2022-09-12PCI/PTM: Reorder functions in logical orderBjorn Helgaas1-62/+62
2022-09-12PCI/PTM: Preserve RsvdP bits in PTM Control registerBjorn Helgaas1-11/+14
2022-09-12PCI/PTM: Move pci_ptm_info() body into its only callerBjorn Helgaas1-21/+17
2022-09-12PCI/PTM: Add pci_suspend_ptm() and pci_resume_ptm()Bjorn Helgaas1-14/+57
2022-09-12PCI/PTM: Separate configuration and enableBjorn Helgaas1-55/+49
2022-09-12PCI/PTM: Add pci_upstream_ptm() helperBjorn Helgaas1-14/+25
2022-09-12PCI/PTM: Cache PTM Capability offsetBjorn Helgaas1-24/+17
2022-08-04Merge branch 'pci/err'Bjorn Helgaas3-16/+20
2022-07-13PCI/AER: Iterate over error counters instead of error stringsMohamed Khalfella1-1/+6
2022-07-13PCI/AER: Enable error reporting when AER is nativeStefan Roese1-0/+3
2022-07-13PCI/portdrv: Don't disable AER reporting in get_port_device_capability()Stefan Roese1-8/+1
2022-07-12PCI/ASPM: Unexport pcie_aspm_support_enabled()Bjorn Helgaas1-1/+0
2022-07-12PCI/ASPM: Remove pcie_aspm_pm_state_change()Kai-Heng Feng1-19/+0
2022-07-11PCI/AER: Configure ECRC for every deviceStefan Roese1-3/+2
2022-06-08PCI/ERR: Recognize disconnected devices in report_error_detected()Christoph Hellwig1-4/+8
2022-05-31Merge tag 'iommu-updates-v5.19' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-0/+2
2022-05-18PCI/AER: Clear MULTI_ERR_COR/UNCOR_RCV bitsKuppuswamy Sathyanarayanan1-1/+6
2022-04-28PCI: portdrv: Set driver_managed_dmaLu Baolu1-0/+2
2022-03-25Merge tag 'pci-v5.18-changes' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds3-4/+4
2022-03-23Merge branch 'pci/misc'Bjorn Helgaas2-2/+2
2022-03-02PCI/AER: Update aer-inject URLYicong Yang2-2/+2
2022-02-18PCI: Add defines for normal and subtractive PCI bridgesPali Rohár1-2/+2