1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
|
/*
* Copyright 2023 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
*/
#ifndef _athub_4_1_0_OFFSET_HEADER
#define _athub_4_1_0_OFFSET_HEADER
// addressBlock: athub_xpbdec
// base address: 0x3000
#define regXPB_RTR_SRC_APRTR0 0x0000
#define regXPB_RTR_SRC_APRTR0_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR1 0x0001
#define regXPB_RTR_SRC_APRTR1_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR2 0x0002
#define regXPB_RTR_SRC_APRTR2_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR3 0x0003
#define regXPB_RTR_SRC_APRTR3_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR4 0x0004
#define regXPB_RTR_SRC_APRTR4_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR5 0x0005
#define regXPB_RTR_SRC_APRTR5_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR6 0x0006
#define regXPB_RTR_SRC_APRTR6_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR7 0x0007
#define regXPB_RTR_SRC_APRTR7_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR8 0x0008
#define regXPB_RTR_SRC_APRTR8_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR9 0x0009
#define regXPB_RTR_SRC_APRTR9_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR10 0x000a
#define regXPB_RTR_SRC_APRTR10_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR11 0x000b
#define regXPB_RTR_SRC_APRTR11_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR12 0x000c
#define regXPB_RTR_SRC_APRTR12_BASE_IDX 0
#define regXPB_RTR_SRC_APRTR13 0x000d
#define regXPB_RTR_SRC_APRTR13_BASE_IDX 0
#define regXPB_RTR_DEST_MAP0 0x000e
#define regXPB_RTR_DEST_MAP0_BASE_IDX 0
#define regXPB_RTR_DEST_MAP1 0x000f
#define regXPB_RTR_DEST_MAP1_BASE_IDX 0
#define regXPB_RTR_DEST_MAP2 0x0010
#define regXPB_RTR_DEST_MAP2_BASE_IDX 0
#define regXPB_RTR_DEST_MAP3 0x0011
#define regXPB_RTR_DEST_MAP3_BASE_IDX 0
#define regXPB_RTR_DEST_MAP4 0x0012
#define regXPB_RTR_DEST_MAP4_BASE_IDX 0
#define regXPB_RTR_DEST_MAP5 0x0013
#define regXPB_RTR_DEST_MAP5_BASE_IDX 0
#define regXPB_RTR_DEST_MAP6 0x0014
#define regXPB_RTR_DEST_MAP6_BASE_IDX 0
#define regXPB_RTR_DEST_MAP7 0x0015
#define regXPB_RTR_DEST_MAP7_BASE_IDX 0
#define regXPB_RTR_DEST_MAP8 0x0016
#define regXPB_RTR_DEST_MAP8_BASE_IDX 0
#define regXPB_RTR_DEST_MAP9 0x0017
#define regXPB_RTR_DEST_MAP9_BASE_IDX 0
#define regXPB_RTR_DEST_MAP10 0x0018
#define regXPB_RTR_DEST_MAP10_BASE_IDX 0
#define regXPB_RTR_DEST_MAP11 0x0019
#define regXPB_RTR_DEST_MAP11_BASE_IDX 0
#define regXPB_RTR_DEST_MAP12 0x001a
#define regXPB_RTR_DEST_MAP12_BASE_IDX 0
#define regXPB_RTR_DEST_MAP13 0x001b
#define regXPB_RTR_DEST_MAP13_BASE_IDX 0
#define regXPB_CLG_CFG0 0x001c
#define regXPB_CLG_CFG0_BASE_IDX 0
#define regXPB_CLG_CFG1 0x001d
#define regXPB_CLG_CFG1_BASE_IDX 0
#define regXPB_CLG_CFG2 0x001e
#define regXPB_CLG_CFG2_BASE_IDX 0
#define regXPB_CLG_CFG3 0x001f
#define regXPB_CLG_CFG3_BASE_IDX 0
#define regXPB_CLG_CFG4 0x0020
#define regXPB_CLG_CFG4_BASE_IDX 0
#define regXPB_CLG_CFG5 0x0021
#define regXPB_CLG_CFG5_BASE_IDX 0
#define regXPB_CLG_CFG6 0x0022
#define regXPB_CLG_CFG6_BASE_IDX 0
#define regXPB_CLG_CFG7 0x0023
#define regXPB_CLG_CFG7_BASE_IDX 0
#define regXPB_CLG_EXTRA0 0x0024
#define regXPB_CLG_EXTRA0_BASE_IDX 0
#define regXPB_CLG_EXTRA1 0x0025
#define regXPB_CLG_EXTRA1_BASE_IDX 0
#define regXPB_CLG_EXTRA_MSK 0x0026
#define regXPB_CLG_EXTRA_MSK_BASE_IDX 0
#define regXPB_LB_ADDR 0x0027
#define regXPB_LB_ADDR_BASE_IDX 0
#define regXPB_HST_CFG 0x0028
#define regXPB_HST_CFG_BASE_IDX 0
#define regXPB_P2P_BAR_CFG 0x0029
#define regXPB_P2P_BAR_CFG_BASE_IDX 0
#define regXPB_P2P_BAR0 0x002a
#define regXPB_P2P_BAR0_BASE_IDX 0
#define regXPB_P2P_BAR1 0x002b
#define regXPB_P2P_BAR1_BASE_IDX 0
#define regXPB_P2P_BAR2 0x002c
#define regXPB_P2P_BAR2_BASE_IDX 0
#define regXPB_P2P_BAR3 0x002d
#define regXPB_P2P_BAR3_BASE_IDX 0
#define regXPB_P2P_BAR4 0x002e
#define regXPB_P2P_BAR4_BASE_IDX 0
#define regXPB_P2P_BAR5 0x002f
#define regXPB_P2P_BAR5_BASE_IDX 0
#define regXPB_P2P_BAR6 0x0030
#define regXPB_P2P_BAR6_BASE_IDX 0
#define regXPB_P2P_BAR7 0x0031
#define regXPB_P2P_BAR7_BASE_IDX 0
#define regXPB_P2P_BAR_SETUP 0x0032
#define regXPB_P2P_BAR_SETUP_BASE_IDX 0
#define regXPB_P2P_BAR_DELTA_ABOVE 0x0034
#define regXPB_P2P_BAR_DELTA_ABOVE_BASE_IDX 0
#define regXPB_P2P_BAR_DELTA_BELOW 0x0035
#define regXPB_P2P_BAR_DELTA_BELOW_BASE_IDX 0
#define regXPB_PEER_SYS_BAR0 0x0036
#define regXPB_PEER_SYS_BAR0_BASE_IDX 0
#define regXPB_PEER_SYS_BAR1 0x0037
#define regXPB_PEER_SYS_BAR1_BASE_IDX 0
#define regXPB_PEER_SYS_BAR2 0x0038
#define regXPB_PEER_SYS_BAR2_BASE_IDX 0
#define regXPB_PEER_SYS_BAR3 0x0039
#define regXPB_PEER_SYS_BAR3_BASE_IDX 0
#define regXPB_PEER_SYS_BAR4 0x003a
#define regXPB_PEER_SYS_BAR4_BASE_IDX 0
#define regXPB_PEER_SYS_BAR5 0x003b
#define regXPB_PEER_SYS_BAR5_BASE_IDX 0
#define regXPB_PEER_SYS_BAR6 0x003c
#define regXPB_PEER_SYS_BAR6_BASE_IDX 0
#define regXPB_PEER_SYS_BAR7 0x003d
#define regXPB_PEER_SYS_BAR7_BASE_IDX 0
#define regXPB_PEER_SYS_BAR8 0x003e
#define regXPB_PEER_SYS_BAR8_BASE_IDX 0
#define regXPB_PEER_SYS_BAR9 0x003f
#define regXPB_PEER_SYS_BAR9_BASE_IDX 0
#define regXPB_PEER_SYS_BAR10 0x0040
#define regXPB_PEER_SYS_BAR10_BASE_IDX 0
#define regXPB_PEER_SYS_BAR11 0x0041
#define regXPB_PEER_SYS_BAR11_BASE_IDX 0
#define regXPB_PEER_SYS_BAR12 0x0042
#define regXPB_PEER_SYS_BAR12_BASE_IDX 0
#define regXPB_PEER_SYS_BAR13 0x0043
#define regXPB_PEER_SYS_BAR13_BASE_IDX 0
#define regXPB_CLK_GAT 0x0044
#define regXPB_CLK_GAT_BASE_IDX 0
#define regXPB_INTF_CFG 0x0045
#define regXPB_INTF_CFG_BASE_IDX 0
#define regXPB_INTF_STS 0x0046
#define regXPB_INTF_STS_BASE_IDX 0
#define regXPB_PIPE_STS 0x0047
#define regXPB_PIPE_STS_BASE_IDX 0
#define regXPB_WCB_STS 0x0048
#define regXPB_WCB_STS_BASE_IDX 0
#define regXPB_MAP_INVERT_FLUSH_NUM_LSB 0x0049
#define regXPB_MAP_INVERT_FLUSH_NUM_LSB_BASE_IDX 0
#define regXPB_STICKY 0x004a
#define regXPB_STICKY_BASE_IDX 0
#define regXPB_STICKY_W1C 0x004b
#define regXPB_STICKY_W1C_BASE_IDX 0
#define regXPB_SUB_CTRL 0x004c
#define regXPB_SUB_CTRL_BASE_IDX 0
#define regXPB_PERF_KNOBS 0x004d
#define regXPB_PERF_KNOBS_BASE_IDX 0
#define regXPB_MISC_CFG 0x004e
#define regXPB_MISC_CFG_BASE_IDX 0
#define regXPB_INTF_CFG2 0x004f
#define regXPB_INTF_CFG2_BASE_IDX 0
#define regXPB_CLG_EXTRA_RD 0x0050
#define regXPB_CLG_EXTRA_RD_BASE_IDX 0
#define regXPB_CLG_EXTRA_MSK_RD 0x0051
#define regXPB_CLG_EXTRA_MSK_RD_BASE_IDX 0
#define regXPB_CLG_GFX_MATCH 0x0052
#define regXPB_CLG_GFX_MATCH_BASE_IDX 0
#define regXPB_CLG_GFX_MATCH_VLD 0x0053
#define regXPB_CLG_GFX_MATCH_VLD_BASE_IDX 0
#define regXPB_CLG_GFX_MATCH_MSK 0x0054
#define regXPB_CLG_GFX_MATCH_MSK_BASE_IDX 0
#define regXPB_CLG_MM_MATCH 0x0055
#define regXPB_CLG_MM_MATCH_BASE_IDX 0
#define regXPB_CLG_MM_MATCH_VLD 0x0056
#define regXPB_CLG_MM_MATCH_VLD_BASE_IDX 0
#define regXPB_CLG_MM_MATCH_MSK 0x0057
#define regXPB_CLG_MM_MATCH_MSK_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING0 0x005a
#define regXPB_CLG_GFX_UNITID_MAPPING0_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING1 0x005b
#define regXPB_CLG_GFX_UNITID_MAPPING1_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING2 0x005c
#define regXPB_CLG_GFX_UNITID_MAPPING2_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING3 0x005d
#define regXPB_CLG_GFX_UNITID_MAPPING3_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING4 0x005e
#define regXPB_CLG_GFX_UNITID_MAPPING4_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING5 0x005f
#define regXPB_CLG_GFX_UNITID_MAPPING5_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING6 0x0060
#define regXPB_CLG_GFX_UNITID_MAPPING6_BASE_IDX 0
#define regXPB_CLG_GFX_UNITID_MAPPING7 0x0061
#define regXPB_CLG_GFX_UNITID_MAPPING7_BASE_IDX 0
#define regXPB_CLG_MM_UNITID_MAPPING0 0x0062
#define regXPB_CLG_MM_UNITID_MAPPING0_BASE_IDX 0
#define regXPB_CLG_MM_UNITID_MAPPING1 0x0063
#define regXPB_CLG_MM_UNITID_MAPPING1_BASE_IDX 0
#define regXPB_CLG_MM_UNITID_MAPPING2 0x0064
#define regXPB_CLG_MM_UNITID_MAPPING2_BASE_IDX 0
#define regXPB_CLG_MM_UNITID_MAPPING3 0x0065
#define regXPB_CLG_MM_UNITID_MAPPING3_BASE_IDX 0
// addressBlock: athub_rpbdec
// base address: 0x31d0
#define regATHUB_SHARED_VIRT_RESET_REQ 0x0074
#define regATHUB_SHARED_VIRT_RESET_REQ_BASE_IDX 0
#define regATHUB_MEM_POWER_LS 0x007f
#define regATHUB_MEM_POWER_LS_BASE_IDX 0
#define regATHUB_MISC_CNTL 0x0080
#define regATHUB_MISC_CNTL_BASE_IDX 0
#define regRPB_PASSPW_CONF 0x0081
#define regRPB_PASSPW_CONF_BASE_IDX 0
#define regRPB_BLOCKLEVEL_CONF 0x0082
#define regRPB_BLOCKLEVEL_CONF_BASE_IDX 0
#define regRPB_TAG_CONF 0x0083
#define regRPB_TAG_CONF_BASE_IDX 0
#define regRPB_ARB_CNTL 0x0085
#define regRPB_ARB_CNTL_BASE_IDX 0
#define regRPB_ARB_CNTL2 0x0086
#define regRPB_ARB_CNTL2_BASE_IDX 0
#define regRPB_BIF_CNTL 0x0087
#define regRPB_BIF_CNTL_BASE_IDX 0
#define regRPB_BIF_CNTL2 0x0088
#define regRPB_BIF_CNTL2_BASE_IDX 0
#define regRPB_SDPPORT_CNTL 0x0089
#define regRPB_SDPPORT_CNTL_BASE_IDX 0
#define regRPB_NBIF_SDPPORT_CNTL 0x008a
#define regRPB_NBIF_SDPPORT_CNTL_BASE_IDX 0
#define regRPB_DEINTRLV_COMBINE_CNTL 0x008c
#define regRPB_DEINTRLV_COMBINE_CNTL_BASE_IDX 0
#define regRPB_VC_SWITCH_RDWR 0x008d
#define regRPB_VC_SWITCH_RDWR_BASE_IDX 0
#define regRPB_ATS_CNTL3 0x008e
#define regRPB_ATS_CNTL3_BASE_IDX 0
#define regRPB_DF_SDPPORT_CNTL 0x008f
#define regRPB_DF_SDPPORT_CNTL_BASE_IDX 0
#define regRPB_ATS_CNTL 0x0090
#define regRPB_ATS_CNTL_BASE_IDX 0
#define regRPB_ATS_CNTL2 0x0091
#define regRPB_ATS_CNTL2_BASE_IDX 0
#define regRPB_PERFCOUNTER0_CFG 0x0092
#define regRPB_PERFCOUNTER0_CFG_BASE_IDX 0
#define regRPB_PERFCOUNTER1_CFG 0x0093
#define regRPB_PERFCOUNTER1_CFG_BASE_IDX 0
#define regRPB_PERFCOUNTER2_CFG 0x0094
#define regRPB_PERFCOUNTER2_CFG_BASE_IDX 0
#define regRPB_PERFCOUNTER3_CFG 0x0095
#define regRPB_PERFCOUNTER3_CFG_BASE_IDX 0
#define regRPB_PERFCOUNTER_RSLT_CNTL 0x0096
#define regRPB_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regRPB_PERF_COUNTER_CNTL 0x0097
#define regRPB_PERF_COUNTER_CNTL_BASE_IDX 0
#define regRPB_PERFCOUNTER_HI 0x0098
#define regRPB_PERFCOUNTER_HI_BASE_IDX 0
#define regRPB_PERFCOUNTER_LO 0x0099
#define regRPB_PERFCOUNTER_LO_BASE_IDX 0
#define regRPB_PERF_COUNTER_STATUS 0x009a
#define regRPB_PERF_COUNTER_STATUS_BASE_IDX 0
#endif
|