summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h
blob: a86d38f2d03df132647928bb45da4252cb4970b3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
/*
 * Copyright 2021 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#ifndef _gc_11_0_0_DEFAULT_HEADER
#define _gc_11_0_0_DEFAULT_HEADER


// addressBlock: gc_sdma0_sdma0dec
#define regSDMA0_DEC_START_DEFAULT                                                0x00000000
#define regSDMA0_F32_MISC_CNTL_DEFAULT                                            0x00000000
#define regSDMA0_GLOBAL_TIMESTAMP_LO_DEFAULT                                      0x00000000
#define regSDMA0_GLOBAL_TIMESTAMP_HI_DEFAULT                                      0x00000000
#define regSDMA0_POWER_CNTL_DEFAULT                                               0x00000000
#define regSDMA0_CNTL_DEFAULT                                                     0x00002440
#define regSDMA0_CHICKEN_BITS_DEFAULT                                             0x0107d186
#define regSDMA0_GB_ADDR_CONFIG_DEFAULT                                           0x00000545
#define regSDMA0_GB_ADDR_CONFIG_READ_DEFAULT                                      0x00000545
#define regSDMA0_RB_RPTR_FETCH_DEFAULT                                            0x00000000
#define regSDMA0_RB_RPTR_FETCH_HI_DEFAULT                                         0x00000000
#define regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_DEFAULT                                 0x00000000
#define regSDMA0_IB_OFFSET_FETCH_DEFAULT                                          0x00000000
#define regSDMA0_PROGRAM_DEFAULT                                                  0x00000000
#define regSDMA0_STATUS_REG_DEFAULT                                               0x46dee557
#define regSDMA0_STATUS1_REG_DEFAULT                                              0x000403ff
#define regSDMA0_CNTL1_DEFAULT                                                    0x00000c30
#define regSDMA0_HBM_PAGE_CONFIG_DEFAULT                                          0x00000000
#define regSDMA0_UCODE_CHECKSUM_DEFAULT                                           0x00000000
#define regSDMA0_FREEZE_DEFAULT                                                   0x00000000
#define regSDMA0_PROCESS_QUANTUM0_DEFAULT                                         0x00000000
#define regSDMA0_PROCESS_QUANTUM1_DEFAULT                                         0x00000000
#define regSDMA0_WATCHDOG_CNTL_DEFAULT                                            0x00000000
#define regSDMA0_QUEUE_STATUS0_DEFAULT                                            0x22222222
#define regSDMA0_EDC_CONFIG_DEFAULT                                               0x00000004
#define regSDMA0_BA_THRESHOLD_DEFAULT                                             0x03ff03ff
#define regSDMA0_ID_DEFAULT                                                       0x00000001
#define regSDMA0_VERSION_DEFAULT                                                  0x00000600
#define regSDMA0_EDC_COUNTER_DEFAULT                                              0x00000000
#define regSDMA0_EDC_COUNTER_CLEAR_DEFAULT                                        0x00000000
#define regSDMA0_STATUS2_REG_DEFAULT                                              0x00000000
#define regSDMA0_ATOMIC_CNTL_DEFAULT                                              0x00000200
#define regSDMA0_ATOMIC_PREOP_LO_DEFAULT                                          0x00000000
#define regSDMA0_ATOMIC_PREOP_HI_DEFAULT                                          0x00000000
#define regSDMA0_UTCL1_CNTL_DEFAULT                                               0x2c000288
#define regSDMA0_UTCL1_WATERMK_DEFAULT                                            0x00000000
#define regSDMA0_UTCL1_TIMEOUT_DEFAULT                                            0x00000000
#define regSDMA0_UTCL1_PAGE_DEFAULT                                               0x010cec00
#define regSDMA0_UTCL1_RD_STATUS_DEFAULT                                          0xb90700ff
#define regSDMA0_UTCL1_WR_STATUS_DEFAULT                                          0xf90780ff
#define regSDMA0_UTCL1_INV0_DEFAULT                                               0x00000000
#define regSDMA0_UTCL1_INV1_DEFAULT                                               0x00000000
#define regSDMA0_UTCL1_INV2_DEFAULT                                               0x00000000
#define regSDMA0_UTCL1_RD_XNACK0_DEFAULT                                          0x00000000
#define regSDMA0_UTCL1_RD_XNACK1_DEFAULT                                          0x00000000
#define regSDMA0_UTCL1_WR_XNACK0_DEFAULT                                          0x00000000
#define regSDMA0_UTCL1_WR_XNACK1_DEFAULT                                          0x00000000
#define regSDMA0_RELAX_ORDERING_LUT_DEFAULT                                       0xc0000806
#define regSDMA0_CHICKEN_BITS_2_DEFAULT                                           0x400007c9
#define regSDMA0_STATUS3_REG_DEFAULT                                              0x03f00000
#define regSDMA0_PHYSICAL_ADDR_LO_DEFAULT                                         0x00000000
#define regSDMA0_PHYSICAL_ADDR_HI_DEFAULT                                         0x00000000
#define regSDMA0_GLOBAL_QUANTUM_DEFAULT                                           0x00000000
#define regSDMA0_ERROR_LOG_DEFAULT                                                0x0000000f
#define regSDMA0_PUB_DUMMY_REG0_DEFAULT                                           0x00000000
#define regSDMA0_PUB_DUMMY_REG1_DEFAULT                                           0x00000000
#define regSDMA0_PUB_DUMMY_REG2_DEFAULT                                           0x00000000
#define regSDMA0_PUB_DUMMY_REG3_DEFAULT                                           0x00000000
#define regSDMA0_F32_COUNTER_DEFAULT                                              0x00000000
#define regSDMA0_CRD_CNTL_DEFAULT                                                 0x18694840
#define regSDMA0_RLC_CGCG_CTRL_DEFAULT                                            0x00400000
#define regSDMA0_AQL_STATUS_DEFAULT                                               0x00000003
#define regSDMA0_EA_DBIT_ADDR_DATA_DEFAULT                                        0x0000270d
#define regSDMA0_EA_DBIT_ADDR_INDEX_DEFAULT                                       0x00000000
#define regSDMA0_TLBI_GCR_CNTL_DEFAULT                                            0x40600454
#define regSDMA0_TILING_CONFIG_DEFAULT                                            0x00000000
#define regSDMA0_INT_STATUS_DEFAULT                                               0x00000000
#define regSDMA0_HOLE_ADDR_LO_DEFAULT                                             0x00000000
#define regSDMA0_HOLE_ADDR_HI_DEFAULT                                             0x00000000
#define regSDMA0_CLOCK_GATING_STATUS_DEFAULT                                      0x00000000
#define regSDMA0_STATUS4_REG_DEFAULT                                              0x00000001
#define regSDMA0_SCRATCH_RAM_DATA_DEFAULT                                         0x00000000
#define regSDMA0_SCRATCH_RAM_ADDR_DEFAULT                                         0x00000000
#define regSDMA0_TIMESTAMP_CNTL_DEFAULT                                           0x00000000
#define regSDMA0_STATUS5_REG_DEFAULT                                              0x00000000
#define regSDMA0_QUEUE_RESET_REQ_DEFAULT                                          0x00000000
#define regSDMA0_STATUS6_REG_DEFAULT                                              0x00000000
#define regSDMA0_UCODE1_CHECKSUM_DEFAULT                                          0x00000000
#define regSDMA0_CE_CTRL_DEFAULT                                                  0x00000000
#define regSDMA0_FED_STATUS_DEFAULT                                               0x00000000
#define regSDMA0_QUEUE0_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE0_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE0_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE0_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE0_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE0_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE0_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE0_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE0_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE0_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE0_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE0_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE0_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE0_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE0_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE0_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE0_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE0_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE0_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE0_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE0_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE0_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE0_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE0_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE0_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE0_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE0_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE0_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE0_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE0_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE1_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE1_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE1_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE1_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE1_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE1_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE1_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE1_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE1_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE1_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE1_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE1_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE1_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE1_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE1_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE1_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE1_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE1_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE1_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE1_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE1_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE1_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE1_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE1_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE1_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE1_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE1_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE1_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE1_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE1_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE2_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE2_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE2_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE2_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE2_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE2_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE2_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE2_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE2_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE2_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE2_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE2_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE2_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE2_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE2_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE2_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE2_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE2_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE2_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE2_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE2_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE2_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE2_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE2_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE2_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE2_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE2_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE2_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE2_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE2_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE3_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE3_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE3_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE3_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE3_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE3_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE3_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE3_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE3_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE3_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE3_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE3_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE3_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE3_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE3_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE3_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE3_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE3_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE3_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE3_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE3_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE3_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE3_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE3_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE3_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE3_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE3_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE3_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE3_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE3_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE4_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE4_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE4_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE4_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE4_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE4_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE4_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE4_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE4_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE4_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE4_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE4_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE4_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE4_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE4_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE4_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE4_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE4_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE4_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE4_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE4_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE4_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE4_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE4_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE4_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE4_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE4_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE4_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE4_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE4_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE5_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE5_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE5_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE5_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE5_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE5_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE5_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE5_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE5_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE5_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE5_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE5_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE5_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE5_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE5_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE5_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE5_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE5_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE5_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE5_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE5_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE5_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE5_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE5_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE5_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE5_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE5_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE5_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE5_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE5_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE6_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE6_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE6_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE6_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE6_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE6_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE6_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE6_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE6_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE6_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE6_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE6_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE6_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE6_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE6_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE6_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE6_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE6_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE6_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE6_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE6_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE6_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE6_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE6_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE6_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE6_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE6_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE6_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE6_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE6_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE7_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA0_QUEUE7_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE7_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE7_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE7_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE7_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE7_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE7_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE7_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE7_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA0_QUEUE7_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE7_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE7_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE7_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE7_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE7_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA0_QUEUE7_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA0_QUEUE7_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA0_QUEUE7_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA0_QUEUE7_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE7_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA0_QUEUE7_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE7_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE7_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA0_QUEUE7_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA0_QUEUE7_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA0_QUEUE7_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA0_QUEUE7_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA0_QUEUE7_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA0_QUEUE7_MIDCMD_CNTL_DEFAULT                                       0x00000000


// addressBlock: gc_sdma0_sdma1dec
#define regSDMA1_DEC_START_DEFAULT                                                0x00000000
#define regSDMA1_F32_MISC_CNTL_DEFAULT                                            0x00000000
#define regSDMA1_GLOBAL_TIMESTAMP_LO_DEFAULT                                      0x00000000
#define regSDMA1_GLOBAL_TIMESTAMP_HI_DEFAULT                                      0x00000000
#define regSDMA1_POWER_CNTL_DEFAULT                                               0x00000000
#define regSDMA1_CNTL_DEFAULT                                                     0x00002440
#define regSDMA1_CHICKEN_BITS_DEFAULT                                             0x0107d186
#define regSDMA1_GB_ADDR_CONFIG_DEFAULT                                           0x00000545
#define regSDMA1_GB_ADDR_CONFIG_READ_DEFAULT                                      0x00000545
#define regSDMA1_RB_RPTR_FETCH_DEFAULT                                            0x00000000
#define regSDMA1_RB_RPTR_FETCH_HI_DEFAULT                                         0x00000000
#define regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_DEFAULT                                 0x00000000
#define regSDMA1_IB_OFFSET_FETCH_DEFAULT                                          0x00000000
#define regSDMA1_PROGRAM_DEFAULT                                                  0x00000000
#define regSDMA1_STATUS_REG_DEFAULT                                               0x46dee557
#define regSDMA1_STATUS1_REG_DEFAULT                                              0x000403ff
#define regSDMA1_CNTL1_DEFAULT                                                    0x00000c30
#define regSDMA1_HBM_PAGE_CONFIG_DEFAULT                                          0x00000000
#define regSDMA1_UCODE_CHECKSUM_DEFAULT                                           0x00000000
#define regSDMA1_FREEZE_DEFAULT                                                   0x00000000
#define regSDMA1_PROCESS_QUANTUM0_DEFAULT                                         0x00000000
#define regSDMA1_PROCESS_QUANTUM1_DEFAULT                                         0x00000000
#define regSDMA1_WATCHDOG_CNTL_DEFAULT                                            0x00000000
#define regSDMA1_QUEUE_STATUS0_DEFAULT                                            0x22222222
#define regSDMA1_EDC_CONFIG_DEFAULT                                               0x00000004
#define regSDMA1_BA_THRESHOLD_DEFAULT                                             0x03ff03ff
#define regSDMA1_ID_DEFAULT                                                       0x00000001
#define regSDMA1_VERSION_DEFAULT                                                  0x00000600
#define regSDMA1_EDC_COUNTER_DEFAULT                                              0x00000000
#define regSDMA1_EDC_COUNTER_CLEAR_DEFAULT                                        0x00000000
#define regSDMA1_STATUS2_REG_DEFAULT                                              0x00000000
#define regSDMA1_ATOMIC_CNTL_DEFAULT                                              0x00000200
#define regSDMA1_ATOMIC_PREOP_LO_DEFAULT                                          0x00000000
#define regSDMA1_ATOMIC_PREOP_HI_DEFAULT                                          0x00000000
#define regSDMA1_UTCL1_CNTL_DEFAULT                                               0x2c000288
#define regSDMA1_UTCL1_WATERMK_DEFAULT                                            0x00000000
#define regSDMA1_UTCL1_TIMEOUT_DEFAULT                                            0x00000000
#define regSDMA1_UTCL1_PAGE_DEFAULT                                               0x010cec00
#define regSDMA1_UTCL1_RD_STATUS_DEFAULT                                          0xb90700ff
#define regSDMA1_UTCL1_WR_STATUS_DEFAULT                                          0xf90780ff
#define regSDMA1_UTCL1_INV0_DEFAULT                                               0x00000000
#define regSDMA1_UTCL1_INV1_DEFAULT                                               0x00000000
#define regSDMA1_UTCL1_INV2_DEFAULT                                               0x00000000
#define regSDMA1_UTCL1_RD_XNACK0_DEFAULT                                          0x00000000
#define regSDMA1_UTCL1_RD_XNACK1_DEFAULT                                          0x00000000
#define regSDMA1_UTCL1_WR_XNACK0_DEFAULT                                          0x00000000
#define regSDMA1_UTCL1_WR_XNACK1_DEFAULT                                          0x00000000
#define regSDMA1_RELAX_ORDERING_LUT_DEFAULT                                       0xc0000806
#define regSDMA1_CHICKEN_BITS_2_DEFAULT                                           0x400007c9
#define regSDMA1_STATUS3_REG_DEFAULT                                              0x03f00000
#define regSDMA1_PHYSICAL_ADDR_LO_DEFAULT                                         0x00000000
#define regSDMA1_PHYSICAL_ADDR_HI_DEFAULT                                         0x00000000
#define regSDMA1_GLOBAL_QUANTUM_DEFAULT                                           0x00000000
#define regSDMA1_ERROR_LOG_DEFAULT                                                0x0000000f
#define regSDMA1_PUB_DUMMY_REG0_DEFAULT                                           0x00000000
#define regSDMA1_PUB_DUMMY_REG1_DEFAULT                                           0x00000000
#define regSDMA1_PUB_DUMMY_REG2_DEFAULT                                           0x00000000
#define regSDMA1_PUB_DUMMY_REG3_DEFAULT                                           0x00000000
#define regSDMA1_F32_COUNTER_DEFAULT                                              0x00000000
#define regSDMA1_CRD_CNTL_DEFAULT                                                 0x18694840
#define regSDMA1_RLC_CGCG_CTRL_DEFAULT                                            0x00400000
#define regSDMA1_AQL_STATUS_DEFAULT                                               0x00000003
#define regSDMA1_EA_DBIT_ADDR_DATA_DEFAULT                                        0x0000270d
#define regSDMA1_EA_DBIT_ADDR_INDEX_DEFAULT                                       0x00000000
#define regSDMA1_TLBI_GCR_CNTL_DEFAULT                                            0x40600454
#define regSDMA1_TILING_CONFIG_DEFAULT                                            0x00000000
#define regSDMA1_INT_STATUS_DEFAULT                                               0x00000000
#define regSDMA1_HOLE_ADDR_LO_DEFAULT                                             0x00000000
#define regSDMA1_HOLE_ADDR_HI_DEFAULT                                             0x00000000
#define regSDMA1_CLOCK_GATING_STATUS_DEFAULT                                      0x00000000
#define regSDMA1_STATUS4_REG_DEFAULT                                              0x00000001
#define regSDMA1_SCRATCH_RAM_DATA_DEFAULT                                         0x00000000
#define regSDMA1_SCRATCH_RAM_ADDR_DEFAULT                                         0x00000000
#define regSDMA1_TIMESTAMP_CNTL_DEFAULT                                           0x00000000
#define regSDMA1_STATUS5_REG_DEFAULT                                              0x00000000
#define regSDMA1_QUEUE_RESET_REQ_DEFAULT                                          0x00000000
#define regSDMA1_STATUS6_REG_DEFAULT                                              0x00000000
#define regSDMA1_UCODE1_CHECKSUM_DEFAULT                                          0x00000000
#define regSDMA1_CE_CTRL_DEFAULT                                                  0x00000000
#define regSDMA1_FED_STATUS_DEFAULT                                               0x00000000
#define regSDMA1_QUEUE0_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE0_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE0_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE0_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE0_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE0_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE0_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE0_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE0_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE0_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE0_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE0_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE0_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE0_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE0_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE0_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE0_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE0_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE0_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE0_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE0_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE0_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE0_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE0_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE0_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE0_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE0_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE0_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE0_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE0_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE1_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE1_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE1_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE1_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE1_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE1_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE1_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE1_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE1_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE1_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE1_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE1_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE1_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE1_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE1_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE1_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE1_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE1_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE1_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE1_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE1_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE1_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE1_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE1_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE1_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE1_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE1_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE1_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE1_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE1_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE2_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE2_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE2_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE2_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE2_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE2_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE2_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE2_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE2_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE2_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE2_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE2_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE2_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE2_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE2_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE2_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE2_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE2_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE2_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE2_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE2_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE2_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE2_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE2_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE2_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE2_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE2_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE2_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE2_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE2_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE3_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE3_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE3_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE3_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE3_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE3_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE3_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE3_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE3_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE3_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE3_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE3_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE3_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE3_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE3_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE3_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE3_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE3_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE3_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE3_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE3_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE3_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE3_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE3_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE3_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE3_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE3_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE3_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE3_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE3_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE4_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE4_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE4_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE4_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE4_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE4_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE4_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE4_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE4_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE4_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE4_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE4_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE4_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE4_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE4_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE4_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE4_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE4_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE4_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE4_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE4_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE4_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE4_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE4_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE4_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE4_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE4_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE4_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE4_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE4_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE5_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE5_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE5_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE5_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE5_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE5_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE5_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE5_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE5_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE5_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE5_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE5_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE5_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE5_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE5_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE5_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE5_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE5_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE5_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE5_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE5_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE5_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE5_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE5_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE5_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE5_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE5_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE5_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE5_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE5_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE6_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE6_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE6_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE6_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE6_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE6_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE6_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE6_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE6_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE6_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE6_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE6_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE6_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE6_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE6_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE6_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE6_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE6_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE6_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE6_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE6_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE6_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE6_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE6_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE6_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE6_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE6_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE6_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE6_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE6_MIDCMD_CNTL_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE7_RB_CNTL_DEFAULT                                           0x00040800
#define regSDMA1_QUEUE7_RB_BASE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE7_RB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE7_RB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE7_RB_RPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE7_RB_WPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE7_RB_WPTR_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE7_RB_RPTR_ADDR_HI_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE7_RB_RPTR_ADDR_LO_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE7_IB_CNTL_DEFAULT                                           0x00000100
#define regSDMA1_QUEUE7_IB_RPTR_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE7_IB_OFFSET_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE7_IB_BASE_LO_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE7_IB_BASE_HI_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE7_IB_SIZE_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE7_SKIP_CNTL_DEFAULT                                         0x00000000
#define regSDMA1_QUEUE7_CONTEXT_STATUS_DEFAULT                                    0x00000804
#define regSDMA1_QUEUE7_DOORBELL_DEFAULT                                          0x00000000
#define regSDMA1_QUEUE7_DOORBELL_LOG_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_DOORBELL_OFFSET_DEFAULT                                   0x00000000
#define regSDMA1_QUEUE7_CSA_ADDR_LO_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE7_CSA_ADDR_HI_DEFAULT                                       0x00000000
#define regSDMA1_QUEUE7_SCHEDULE_CNTL_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE7_IB_SUB_REMAIN_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE7_PREEMPT_DEFAULT                                           0x00000000
#define regSDMA1_QUEUE7_DUMMY_REG_DEFAULT                                         0x0000000f
#define regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI_DEFAULT                              0x00000000
#define regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO_DEFAULT                              0x00000000
#define regSDMA1_QUEUE7_RB_AQL_CNTL_DEFAULT                                       0x00004000
#define regSDMA1_QUEUE7_MINOR_PTR_UPDATE_DEFAULT                                  0x00000000
#define regSDMA1_QUEUE7_RB_PREEMPT_DEFAULT                                        0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA0_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA1_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA2_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA3_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA4_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA5_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA6_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA7_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA8_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA9_DEFAULT                                      0x00000000
#define regSDMA1_QUEUE7_MIDCMD_DATA10_DEFAULT                                     0x00000000
#define regSDMA1_QUEUE7_MIDCMD_CNTL_DEFAULT                                       0x00000000


// addressBlock: gc_grbmdec
#define regGRBM_CNTL_DEFAULT                                                      0x00000018
#define regGRBM_SKEW_CNTL_DEFAULT                                                 0x00000020
#define regGRBM_STATUS2_DEFAULT                                                   0x00000000
#define regGRBM_PWR_CNTL_DEFAULT                                                  0x00000000
#define regGRBM_STATUS_DEFAULT                                                    0x00000000
#define regGRBM_STATUS_SE0_DEFAULT                                                0x00000000
#define regGRBM_STATUS_SE1_DEFAULT                                                0x00000000
#define regGRBM_STATUS3_DEFAULT                                                   0x00000000
#define regGRBM_SOFT_RESET_DEFAULT                                                0x00000000
#define regGRBM_GFX_CLKEN_CNTL_DEFAULT                                            0x00000402
#define regGRBM_WAIT_IDLE_CLOCKS_DEFAULT                                          0x00000030
#define regGRBM_STATUS_SE2_DEFAULT                                                0x00000000
#define regGRBM_STATUS_SE3_DEFAULT                                                0x00000000
#define regGRBM_STATUS_SE4_DEFAULT                                                0x00000000
#define regGRBM_STATUS_SE5_DEFAULT                                                0x00000000
#define regGRBM_READ_ERROR_DEFAULT                                                0x00000000
#define regGRBM_READ_ERROR2_DEFAULT                                               0x00000000
#define regGRBM_INT_CNTL_DEFAULT                                                  0x00000000
#define regGRBM_TRAP_OP_DEFAULT                                                   0x00000000
#define regGRBM_TRAP_ADDR_DEFAULT                                                 0x00000000
#define regGRBM_TRAP_ADDR_MSK_DEFAULT                                             0x0003ffff
#define regGRBM_TRAP_WD_DEFAULT                                                   0x00000000
#define regGRBM_TRAP_WD_MSK_DEFAULT                                               0xffffffff
#define regGRBM_DSM_BYPASS_DEFAULT                                                0x00000000
#define regGRBM_WRITE_ERROR_DEFAULT                                               0x00000000
#define regGRBM_CHIP_REVISION_DEFAULT                                             0x00000000
#define regGRBM_IH_CREDIT_DEFAULT                                                 0x00010000
#define regGRBM_PWR_CNTL2_DEFAULT                                                 0x00010000
#define regGRBM_UTCL2_INVAL_RANGE_START_DEFAULT                                   0x0000286d
#define regGRBM_UTCL2_INVAL_RANGE_END_DEFAULT                                     0x000028c6
#define regGRBM_INVALID_PIPE_DEFAULT                                              0x00000000
#define regGRBM_FENCE_RANGE0_DEFAULT                                              0x00000000
#define regGRBM_FENCE_RANGE1_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG0_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG1_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG2_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG3_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG4_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG5_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG6_DEFAULT                                              0x00000000
#define regGRBM_SCRATCH_REG7_DEFAULT                                              0x00000000
#define regVIOLATION_DATA_ASYNC_VF_PROG_DEFAULT                                   0x00000000


// addressBlock: gc_cpdec
#define regCP_CPC_DEBUG_CNTL_DEFAULT                                              0x00000000
#define regCP_CPC_DEBUG_DATA_DEFAULT                                              0x00000000
#define regCP_CPC_STATUS_DEFAULT                                                  0x00000000
#define regCP_CPC_BUSY_STAT_DEFAULT                                               0x00000000
#define regCP_CPC_STALLED_STAT1_DEFAULT                                           0x00000000
#define regCP_CPF_STATUS_DEFAULT                                                  0x00000000
#define regCP_CPF_BUSY_STAT_DEFAULT                                               0x00000000
#define regCP_CPF_STALLED_STAT1_DEFAULT                                           0x00000000
#define regCP_CPC_BUSY_STAT2_DEFAULT                                              0x00000000
#define regCP_CPC_GRBM_FREE_COUNT_DEFAULT                                         0x00000008
#define regCP_CPC_PRIV_VIOLATION_ADDR_DEFAULT                                     0x00000000
#define regCP_MEC_ME1_HEADER_DUMP_DEFAULT                                         0xdef0def0
#define regCP_MEC_ME2_HEADER_DUMP_DEFAULT                                         0xdef0def0
#define regCP_CPC_SCRATCH_INDEX_DEFAULT                                           0x00000000
#define regCP_CPC_SCRATCH_DATA_DEFAULT                                            0x00000000
#define regCP_CPF_GRBM_FREE_COUNT_DEFAULT                                         0x00000002
#define regCP_CPF_BUSY_STAT2_DEFAULT                                              0x00000000
#define regCP_CPC_HALT_HYST_COUNT_DEFAULT                                         0x00000002
#define regCP_STALLED_STAT3_DEFAULT                                               0x00000000
#define regCP_STALLED_STAT1_DEFAULT                                               0x00000000
#define regCP_STALLED_STAT2_DEFAULT                                               0x00000000
#define regCP_BUSY_STAT_DEFAULT                                                   0x00000000
#define regCP_STAT_DEFAULT                                                        0x00000000
#define regCP_ME_HEADER_DUMP_DEFAULT                                              0xdef0def0
#define regCP_PFP_HEADER_DUMP_DEFAULT                                             0xdef0def0
#define regCP_GRBM_FREE_COUNT_DEFAULT                                             0x000c0c0c
#define regCP_PFP_INSTR_PNTR_DEFAULT                                              0x00000000
#define regCP_ME_INSTR_PNTR_DEFAULT                                               0x00000000
#define regCP_MEC1_INSTR_PNTR_DEFAULT                                             0x00000000
#define regCP_MEC2_INSTR_PNTR_DEFAULT                                             0x00000000
#define regCP_CSF_STAT_DEFAULT                                                    0x00000000
#define regCP_CNTX_STAT_DEFAULT                                                   0x00000000
#define regCP_ME_PREEMPTION_DEFAULT                                               0x00000000
#define regCP_RB1_RPTR_DEFAULT                                                    0x00000000
#define regCP_RB0_RPTR_DEFAULT                                                    0x00000000
#define regCP_RB_RPTR_DEFAULT                                                     0x00000000
#define regCP_RB_WPTR_DELAY_DEFAULT                                               0x00000000
#define regCP_RB_WPTR_POLL_CNTL_DEFAULT                                           0x00400000
#define regCP_ROQ1_THRESHOLDS_DEFAULT                                             0x06008010
#define regCP_ROQ2_THRESHOLDS_DEFAULT                                             0x000380a0
#define regCP_STQ_THRESHOLDS_DEFAULT                                              0x00804000
#define regCP_MEQ_THRESHOLDS_DEFAULT                                              0x00008040
#define regCP_ROQ_AVAIL_DEFAULT                                                   0x02000080
#define regCP_STQ_AVAIL_DEFAULT                                                   0x00000000
#define regCP_ROQ2_AVAIL_DEFAULT                                                  0x00800200
#define regCP_MEQ_AVAIL_DEFAULT                                                   0x00000200
#define regCP_CMD_INDEX_DEFAULT                                                   0x00000000
#define regCP_CMD_DATA_DEFAULT                                                    0x00000000
#define regCP_ROQ_RB_STAT_DEFAULT                                                 0x00000000
#define regCP_ROQ_IB1_STAT_DEFAULT                                                0x01600160
#define regCP_ROQ_IB2_STAT_DEFAULT                                                0x05000500
#define regCP_STQ_STAT_DEFAULT                                                    0x00000000
#define regCP_STQ_WR_STAT_DEFAULT                                                 0x00000000
#define regCP_MEQ_STAT_DEFAULT                                                    0x00000000
#define regCP_ROQ3_THRESHOLDS_DEFAULT                                             0x00050120
#define regCP_ROQ_DB_STAT_DEFAULT                                                 0x09000900
#define regCP_DEBUG_CNTL_DEFAULT                                                  0x00000000
#define regCP_DEBUG_DATA_DEFAULT                                                  0x00000000
#define regCP_PRIV_VIOLATION_ADDR_DEFAULT                                         0x00000000


// addressBlock: gc_padec
#define regVGT_DMA_DATA_FIFO_DEPTH_DEFAULT                                        0x00000200
#define regVGT_DMA_REQ_FIFO_DEPTH_DEFAULT                                         0x00000020
#define regVGT_DRAW_INIT_FIFO_DEPTH_DEFAULT                                       0x00000020
#define regVGT_MC_LAT_CNTL_DEFAULT                                                0x00000002
#define regIA_UTCL1_STATUS_2_DEFAULT                                              0x00000000
#define regWD_CNTL_STATUS_DEFAULT                                                 0x00000000
#define regCC_GC_PRIM_CONFIG_DEFAULT                                              0x000faaa0
#define regWD_QOS_DEFAULT                                                         0x00000000
#define regWD_UTCL1_CNTL_DEFAULT                                                  0x00000080
#define regWD_UTCL1_STATUS_DEFAULT                                                0x00000000
#define regIA_UTCL1_CNTL_DEFAULT                                                  0x00000080
#define regIA_UTCL1_STATUS_DEFAULT                                                0x00000000
#define regCC_GC_SA_UNIT_DISABLE_DEFAULT                                          0x00f00000
#define regGE_RATE_CNTL_1_DEFAULT                                                 0x10101010
#define regGE_RATE_CNTL_2_DEFAULT                                                 0x00001010
#define regVGT_SYS_CONFIG_DEFAULT                                                 0x00000011
#define regGE_PRIV_CONTROL_DEFAULT                                                0x000001fe
#define regGE_STATUS_DEFAULT                                                      0x00000000
#define regVGT_GS_MAX_WAVE_ID_DEFAULT                                             0x00000bff
#define regGFX_PIPE_CONTROL_DEFAULT                                               0x00000000
#define regCC_GC_SHADER_ARRAY_CONFIG_DEFAULT                                      0xfff00000
#define regGE2_SE_CNTL_STATUS_DEFAULT                                             0x00000000
#define regGE_SPI_IF_SAFE_REG_DEFAULT                                             0x00020db6
#define regGE_PA_IF_SAFE_REG_DEFAULT                                              0x0000dc37
#define regPA_CL_CNTL_STATUS_DEFAULT                                              0x00000000
#define regPA_CL_ENHANCE_DEFAULT                                                  0x00080007
#define regPA_SU_CNTL_STATUS_DEFAULT                                              0x00000000
#define regPA_SC_FIFO_DEPTH_CNTL_DEFAULT                                          0x00000034


// addressBlock: gc_sqdec
#define regSQ_CONFIG_DEFAULT                                                      0x00180000
#define regSQC_CONFIG_DEFAULT                                                     0x00028800
#define regLDS_CONFIG_DEFAULT                                                     0x00000000
#define regSQ_RANDOM_WAVE_PRI_DEFAULT                                             0x0000007f
#define regSQG_STATUS_DEFAULT                                                     0x00000000
#define regSQ_FIFO_SIZES_DEFAULT                                                  0x0000d001
#define regSQ_DSM_CNTL_DEFAULT                                                    0x00000000
#define regSQ_DSM_CNTL2_DEFAULT                                                   0x00000000
#define regSP_CONFIG_DEFAULT                                                      0x00000010
#define regSQ_ARB_CONFIG_DEFAULT                                                  0x00000030
#define regSQ_DEBUG_HOST_TRAP_STATUS_DEFAULT                                      0x00000000
#define regSQG_GL1H_STATUS_DEFAULT                                                0x00000000
#define regSQG_CONFIG_DEFAULT                                                     0x00002000
#define regSQ_PERF_SNAPSHOT_CTRL_DEFAULT                                          0x0001fffe
#define regCC_GC_SHADER_RATE_CONFIG_DEFAULT                                       0x00000000
#define regSQ_INTERRUPT_AUTO_MASK_DEFAULT                                         0x00ffffff
#define regSQ_INTERRUPT_MSG_CTRL_DEFAULT                                          0x00000000
#define regSQ_WATCH0_ADDR_H_DEFAULT                                               0x00000000
#define regSQ_WATCH0_ADDR_L_DEFAULT                                               0x00000000
#define regSQ_WATCH0_CNTL_DEFAULT                                                 0x00000000
#define regSQ_WATCH1_ADDR_H_DEFAULT                                               0x00000000
#define regSQ_WATCH1_ADDR_L_DEFAULT                                               0x00000000
#define regSQ_WATCH1_CNTL_DEFAULT                                                 0x00000000
#define regSQ_WATCH2_ADDR_H_DEFAULT                                               0x00000000
#define regSQ_WATCH2_ADDR_L_DEFAULT                                               0x00000000
#define regSQ_WATCH2_CNTL_DEFAULT                                                 0x00000000
#define regSQ_WATCH3_ADDR_H_DEFAULT                                               0x00000000
#define regSQ_WATCH3_ADDR_L_DEFAULT                                               0x00000000
#define regSQ_WATCH3_CNTL_DEFAULT                                                 0x00000000
#define regSQ_IND_INDEX_DEFAULT                                                   0x00000000
#define regSQ_IND_DATA_DEFAULT                                                    0x00000000
#define regSQ_CMD_DEFAULT                                                         0x00000000


// addressBlock: gc_shsdec
#define regSX_DEBUG_1_DEFAULT                                                     0x00000020
#define regSPI_PS_MAX_WAVE_ID_DEFAULT                                             0x020000ff
#define regSPI_GFX_CNTL_DEFAULT                                                   0x00000000
#define regSPI_DSM_CNTL_DEFAULT                                                   0x00000000
#define regSPI_DSM_CNTL2_DEFAULT                                                  0x00000000
#define regSPI_EDC_CNT_DEFAULT                                                    0x00000000
#define regSPI_CONFIG_PS_CU_EN_DEFAULT                                            0x00000000
#define regSPI_WF_LIFETIME_CNTL_DEFAULT                                           0x00000000
#define regSPI_WF_LIFETIME_LIMIT_0_DEFAULT                                        0x00000100
#define regSPI_WF_LIFETIME_LIMIT_1_DEFAULT                                        0x00000100
#define regSPI_WF_LIFETIME_LIMIT_2_DEFAULT                                        0x00000100
#define regSPI_WF_LIFETIME_LIMIT_3_DEFAULT                                        0x00000100
#define regSPI_WF_LIFETIME_LIMIT_4_DEFAULT                                        0x00000100
#define regSPI_WF_LIFETIME_LIMIT_5_DEFAULT                                        0x00000100
#define regSPI_WF_LIFETIME_STATUS_0_DEFAULT                                       0x00000000
#define regSPI_WF_LIFETIME_STATUS_2_DEFAULT                                       0x00000000
#define regSPI_WF_LIFETIME_STATUS_4_DEFAULT                                       0x00000000
#define regSPI_WF_LIFETIME_STATUS_6_DEFAULT                                       0x00000000
#define regSPI_WF_LIFETIME_STATUS_7_DEFAULT                                       0x00000000
#define regSPI_WF_LIFETIME_STATUS_9_DEFAULT                                       0x00000000
#define regSPI_WF_LIFETIME_STATUS_11_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_13_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_14_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_15_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_16_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_17_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_18_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_19_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_20_DEFAULT                                      0x00000000
#define regSPI_WF_LIFETIME_STATUS_21_DEFAULT                                      0x00000000
#define regSPI_LB_CTR_CTRL_DEFAULT                                                0x00000000
#define regSPI_LB_WGP_MASK_DEFAULT                                                0x0000ffff
#define regSPI_LB_DATA_REG_DEFAULT                                                0x00000000
#define regSPI_PG_ENABLE_STATIC_WGP_MASK_DEFAULT                                  0x0000ffff
#define regSPI_GDS_CREDITS_DEFAULT                                                0x00004040
#define regSPI_SX_EXPORT_BUFFER_SIZES_DEFAULT                                     0x10000160
#define regSPI_SX_SCOREBOARD_BUFFER_SIZES_DEFAULT                                 0x00800040
#define regSPI_CSQ_WF_ACTIVE_STATUS_DEFAULT                                       0x00000000
#define regSPI_CSQ_WF_ACTIVE_COUNT_0_DEFAULT                                      0x00000000
#define regSPI_CSQ_WF_ACTIVE_COUNT_1_DEFAULT                                      0x00000000
#define regSPI_CSQ_WF_ACTIVE_COUNT_2_DEFAULT                                      0x00000000
#define regSPI_CSQ_WF_ACTIVE_COUNT_3_DEFAULT                                      0x00000000
#define regSPI_LB_DATA_WAVES_DEFAULT                                              0x00000000
#define regSPI_P0_TRAP_SCREEN_PSBA_LO_DEFAULT                                     0x00000000
#define regSPI_P0_TRAP_SCREEN_PSBA_HI_DEFAULT                                     0x00000000
#define regSPI_P0_TRAP_SCREEN_PSMA_LO_DEFAULT                                     0x00000000
#define regSPI_P0_TRAP_SCREEN_PSMA_HI_DEFAULT                                     0x00000000
#define regSPI_P0_TRAP_SCREEN_GPR_MIN_DEFAULT                                     0x00000000
#define regSPI_P1_TRAP_SCREEN_PSBA_LO_DEFAULT                                     0x00000000
#define regSPI_P1_TRAP_SCREEN_PSBA_HI_DEFAULT                                     0x00000000
#define regSPI_P1_TRAP_SCREEN_PSMA_LO_DEFAULT                                     0x00000000
#define regSPI_P1_TRAP_SCREEN_PSMA_HI_DEFAULT                                     0x00000000
#define regSPI_P1_TRAP_SCREEN_GPR_MIN_DEFAULT                                     0x00000000


// addressBlock: gc_tpdec
#define regTD_STATUS_DEFAULT                                                      0x00000000
#define regTD_DSM_CNTL_DEFAULT                                                    0x00000000
#define regTD_DSM_CNTL2_DEFAULT                                                   0x00000000
#define regTD_SCRATCH_DEFAULT                                                     0x00000000
#define regTA_CNTL_DEFAULT                                                        0xc0040000
#define regTA_CNTL_AUX_DEFAULT                                                    0x01030000
#define regTA_CNTL2_DEFAULT                                                       0x00000000
#define regTA_STATUS_DEFAULT                                                      0x00000000
#define regTA_SCRATCH_DEFAULT                                                     0x00000000


// addressBlock: gc_gdsdec
#define regGDS_CONFIG_DEFAULT                                                     0x00000000
#define regGDS_CNTL_STATUS_DEFAULT                                                0x00000000
#define regGDS_ENHANCE_DEFAULT                                                    0x00000000
#define regGDS_PROTECTION_FAULT_DEFAULT                                           0x00000000
#define regGDS_VM_PROTECTION_FAULT_DEFAULT                                        0x00000000
#define regGDS_EDC_CNT_DEFAULT                                                    0x00000000
#define regGDS_EDC_GRBM_CNT_DEFAULT                                               0x00000000
#define regGDS_EDC_OA_DED_DEFAULT                                                 0x00000000
#define regGDS_DSM_CNTL_DEFAULT                                                   0x00000000
#define regGDS_EDC_OA_PHY_CNT_DEFAULT                                             0x00000000
#define regGDS_EDC_OA_PIPE_CNT_DEFAULT                                            0x00000000
#define regGDS_DSM_CNTL2_DEFAULT                                                  0x00000000


// addressBlock: gc_rbdec
#define regDB_DEBUG_DEFAULT                                                       0x00000000
#define regDB_DEBUG2_DEFAULT                                                      0x00000420
#define regDB_DEBUG3_DEFAULT                                                      0x00000000
#define regDB_DEBUG4_DEFAULT                                                      0x04000000
#define regDB_ETILE_STUTTER_CONTROL_DEFAULT                                       0x00000000
#define regDB_LTILE_STUTTER_CONTROL_DEFAULT                                       0x00000000
#define regDB_EQUAD_STUTTER_CONTROL_DEFAULT                                       0x00000000
#define regDB_LQUAD_STUTTER_CONTROL_DEFAULT                                       0x00000000
#define regDB_CREDIT_LIMIT_DEFAULT                                                0x00000000
#define regDB_WATERMARKS_DEFAULT                                                  0x0a040a05
#define regDB_SUBTILE_CONTROL_DEFAULT                                             0x00000000
#define regDB_FREE_CACHELINES_DEFAULT                                             0x00000000
#define regDB_FIFO_DEPTH1_DEFAULT                                                 0x00000000
#define regDB_FIFO_DEPTH2_DEFAULT                                                 0x00000000
#define regDB_LAST_OF_BURST_CONFIG_DEFAULT                                        0x00c28210
#define regDB_RING_CONTROL_DEFAULT                                                0x00000001
#define regDB_MEM_ARB_WATERMARKS_DEFAULT                                          0x04040404
#define regDB_FIFO_DEPTH3_DEFAULT                                                 0x00000000
#define regDB_DEBUG6_DEFAULT                                                      0x00100000
#define regDB_EXCEPTION_CONTROL_DEFAULT                                           0x00000000
#define regDB_DEBUG7_DEFAULT                                                      0x00000000
#define regDB_DEBUG5_DEFAULT                                                      0x00000000
#define regDB_FGCG_SRAMS_CLK_CTRL_DEFAULT                                         0x00000000
#define regDB_FGCG_INTERFACES_CLK_CTRL_DEFAULT                                    0x00000000
#define regDB_FIFO_DEPTH4_DEFAULT                                                 0x00000000
#define regCC_RB_REDUNDANCY_DEFAULT                                               0x00000000
#define regCC_RB_BACKEND_DISABLE_DEFAULT                                          0x00000000
#define regGB_ADDR_CONFIG_DEFAULT                                                 0x00000545
#define regGB_BACKEND_MAP_DEFAULT                                                 0x00000000
#define regGB_GPU_ID_DEFAULT                                                      0x00000000
#define regCC_RB_DAISY_CHAIN_DEFAULT                                              0x76543210
#define regGB_ADDR_CONFIG_READ_DEFAULT                                            0x00000545
#define regCB_HW_CONTROL_4_DEFAULT                                                0x00001814
#define regCB_HW_CONTROL_3_DEFAULT                                                0x00000000
#define regCB_HW_CONTROL_DEFAULT                                                  0x00000140
#define regCB_HW_CONTROL_1_DEFAULT                                                0x00000000
#define regCB_HW_CONTROL_2_DEFAULT                                                0x00003700
#define regCB_DCC_CONFIG_DEFAULT                                                  0x00000000
#define regCB_HW_MEM_ARBITER_RD_DEFAULT                                           0x00002000
#define regCB_HW_MEM_ARBITER_WR_DEFAULT                                           0x00002000
#define regCB_FGCG_SRAM_OVERRIDE_DEFAULT                                          0x00000000
#define regCB_DCC_CONFIG2_DEFAULT                                                 0x00000000
#define regCHICKEN_BITS_DEFAULT                                                   0x00000000
#define regCB_CACHE_EVICT_POINTS_DEFAULT                                          0x0410051a


// addressBlock: gc_gceadec2
#define regGCEA_MISC_DEFAULT                                                      0x0de8bff0
#define regGCEA_LATENCY_SAMPLING_DEFAULT                                          0x00000000
#define regGCEA_MAM_CTRL2_DEFAULT                                                 0x0002ba00
#define regGCEA_MAM_CTRL_DEFAULT                                                  0x0000d000
#define regGCEA_EDC_CNT_DEFAULT                                                   0x00000000
#define regGCEA_EDC_CNT2_DEFAULT                                                  0x00000000
#define regGCEA_DSM_CNTL_DEFAULT                                                  0x00000000
#define regGCEA_DSM_CNTLA_DEFAULT                                                 0x00000000
#define regGCEA_DSM_CNTLB_DEFAULT                                                 0x00000000
#define regGCEA_DSM_CNTL2_DEFAULT                                                 0x00000000
#define regGCEA_DSM_CNTL2A_DEFAULT                                                0x00000000
#define regGCEA_DSM_CNTL2B_DEFAULT                                                0x00000000
#define regGCEA_GL2C_XBR_CREDITS_DEFAULT                                          0x637f637f
#define regGCEA_GL2C_XBR_MAXBURST_DEFAULT                                         0x00333333
#define regGCEA_PROBE_CNTL_DEFAULT                                                0x00000000
#define regGCEA_PROBE_MAP_DEFAULT                                                 0x0000aaaa
#define regGCEA_ERR_STATUS_DEFAULT                                                0x00000300
#define regGCEA_MISC2_DEFAULT                                                     0x00000000


// addressBlock: gc_spipdec2
#define regSPI_PQEV_CTRL_DEFAULT                                                  0x00ff1008
#define regSPI_EXP_THROTTLE_CTRL_DEFAULT                                          0x08782e2e


// addressBlock: gc_gceadec3
#define regGCEA_RRET_MEM_RESERVE_DEFAULT                                          0x00000000
#define regGCEA_EDC_CNT3_DEFAULT                                                  0x00000000
#define regGCEA_SDP_ENABLE_DEFAULT                                                0x00000000


// addressBlock: gc_pmmdec
#define regGCR_PIO_CNTL_DEFAULT                                                   0x80000000
#define regGCR_PIO_DATA_DEFAULT                                                   0x00000000
#define regPMM_CNTL_DEFAULT                                                       0x00000040
#define regPMM_STATUS_DEFAULT                                                     0x00000000


// addressBlock: gc_utcl1dec
#define regUTCL1_CTRL_1_DEFAULT                                                   0x00000000
#define regUTCL1_ALOG_DEFAULT                                                     0x00186482
#define regUTCL1_STATUS_DEFAULT                                                   0x00000000


// addressBlock: gc_gcvmsharedpfdec
#define regGCMC_VM_NB_TOP_OF_DRAM_SLOT1_DEFAULT                                   0x00000000
#define regGCMC_VM_NB_LOWER_TOP_OF_DRAM2_DEFAULT                                  0x00000000
#define regGCMC_VM_NB_UPPER_TOP_OF_DRAM2_DEFAULT                                  0x00000000
#define regGCMC_VM_FB_OFFSET_DEFAULT                                              0x00000000
#define regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_DEFAULT                       0x00000000
#define regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_DEFAULT                       0x00000000
#define regGCMC_VM_STEERING_DEFAULT                                               0x00000001
#define regGCMC_MEM_POWER_LS_DEFAULT                                              0x00000208
#define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START_DEFAULT                           0x00000000
#define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_DEFAULT                             0x000fffff
#define regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START_DEFAULT                             0x00000000
#define regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END_DEFAULT                               0x000fffff
#define regGCMC_VM_APT_CNTL_DEFAULT                                               0x0000000c
#define regGCMC_VM_LOCAL_FB_ADDRESS_START_DEFAULT                                 0x00000000
#define regGCMC_VM_LOCAL_FB_ADDRESS_END_DEFAULT                                   0x000fffff
#define regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL_DEFAULT                             0x00000000
#define regGCUTCL2_ICG_CTRL_DEFAULT                                               0x00000000
#define regGCUTCL2_CGTT_BUSY_CTRL_DEFAULT                                         0x00000001
#define regGCMC_VM_FB_NOALLOC_CNTL_DEFAULT                                        0x00000010
#define regGCUTCL2_HARVEST_BYPASS_GROUPS_DEFAULT                                  0x00000000
#define regGCUTCL2_GROUP_RET_FAULT_STATUS_DEFAULT                                 0x00000000


// addressBlock: gc_gcvml2pfdec
#define regGCVM_L2_CNTL_DEFAULT                                                   0x00080602
#define regGCVM_L2_CNTL2_DEFAULT                                                  0x00000000
#define regGCVM_L2_CNTL3_DEFAULT                                                  0x80120007
#define regGCVM_L2_STATUS_DEFAULT                                                 0x00000000
#define regGCVM_DUMMY_PAGE_FAULT_CNTL_DEFAULT                                     0x00000090
#define regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32_DEFAULT                                0x00000000
#define regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32_DEFAULT                                0x00000000
#define regGCVM_INVALIDATE_CNTL_DEFAULT                                           0x0000010f
#define regGCVM_L2_PROTECTION_FAULT_CNTL_DEFAULT                                  0x3ffffffc
#define regGCVM_L2_PROTECTION_FAULT_CNTL2_DEFAULT                                 0x000a0000
#define regGCVM_L2_PROTECTION_FAULT_MM_CNTL3_DEFAULT                              0xffffffff
#define regGCVM_L2_PROTECTION_FAULT_MM_CNTL4_DEFAULT                              0xffffffff
#define regGCVM_L2_PROTECTION_FAULT_STATUS_DEFAULT                                0x00000000
#define regGCVM_L2_PROTECTION_FAULT_ADDR_LO32_DEFAULT                             0x00000000
#define regGCVM_L2_PROTECTION_FAULT_ADDR_HI32_DEFAULT                             0x00000000
#define regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_DEFAULT                     0x00000000
#define regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_DEFAULT                     0x00000000
#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_DEFAULT               0x00000000
#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_DEFAULT               0x00000000
#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_DEFAULT              0x00000000
#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_DEFAULT              0x00000000
#define regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_DEFAULT                  0x00000000
#define regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_DEFAULT                  0x00000000
#define regGCVM_L2_CNTL4_DEFAULT                                                  0x000000c1
#define regGCVM_L2_MM_GROUP_RT_CLASSES_DEFAULT                                    0x00000000
#define regGCVM_L2_BANK_SELECT_RESERVED_CID_DEFAULT                               0x00000000
#define regGCVM_L2_BANK_SELECT_RESERVED_CID2_DEFAULT                              0x00000000
#define regGCVM_L2_CACHE_PARITY_CNTL_DEFAULT                                      0x00000000
#define regGCVM_L2_ICG_CTRL_DEFAULT                                               0x00000000
#define regGCVM_L2_CNTL5_DEFAULT                                                  0x00003fe0
#define regGCVM_L2_GCR_CNTL_DEFAULT                                               0x00000000
#define regGCVML2_WALKER_MACRO_THROTTLE_TIME_DEFAULT                              0x00000000
#define regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_DEFAULT                       0x00000000
#define regGCVML2_WALKER_MICRO_THROTTLE_TIME_DEFAULT                              0x00000000
#define regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_DEFAULT                       0x00000000
#define regGCVM_L2_CGTT_BUSY_CTRL_DEFAULT                                         0x00000001
#define regGCVM_L2_PTE_CACHE_DUMP_CNTL_DEFAULT                                    0x00000000
#define regGCVM_L2_PTE_CACHE_DUMP_READ_DEFAULT                                    0x00000000
#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_DEFAULT                 0x00000000
#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_DEFAULT                 0x00000000
#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_DEFAULT                0x00000000
#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_DEFAULT                0x00000000
#define regGCVM_L2_BANK_SELECT_MASKS_DEFAULT                                      0x00000000
#define regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC_DEFAULT                            0x00000000
#define regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC_DEFAULT                 0x00000000
#define regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC_DEFAULT               0x00000000
#define regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT_DEFAULT                        0x00000000
#define regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ_DEFAULT                        0x00000000


// addressBlock: gc_gcvmsharedvcdec
#define regGCMC_VM_FB_LOCATION_BASE_DEFAULT                                       0x00000000
#define regGCMC_VM_FB_LOCATION_TOP_DEFAULT                                        0x00000000
#define regGCMC_VM_AGP_TOP_DEFAULT                                                0x00000000
#define regGCMC_VM_AGP_BOT_DEFAULT                                                0x00000000
#define regGCMC_VM_AGP_BASE_DEFAULT                                               0x00000000
#define regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR_DEFAULT                               0x00000000
#define regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR_DEFAULT                              0x00000000
#define regGCMC_VM_MX_L1_TLB_CNTL_DEFAULT                                         0x00000501


// addressBlock: gc_gcvml2vcdec
#define regGCVM_CONTEXT0_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT1_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT2_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT3_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT4_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT5_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT6_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT7_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT8_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT9_CNTL_DEFAULT                                             0x01fffe00
#define regGCVM_CONTEXT10_CNTL_DEFAULT                                            0x01fffe00
#define regGCVM_CONTEXT11_CNTL_DEFAULT                                            0x01fffe00
#define regGCVM_CONTEXT12_CNTL_DEFAULT                                            0x01fffe00
#define regGCVM_CONTEXT13_CNTL_DEFAULT                                            0x01fffe00
#define regGCVM_CONTEXT14_CNTL_DEFAULT                                            0x01fffe00
#define regGCVM_CONTEXT15_CNTL_DEFAULT                                            0x01fffe00
#define regGCVM_CONTEXTS_DISABLE_DEFAULT                                          0x00000000
#define regGCVM_INVALIDATE_ENG0_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG1_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG2_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG3_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG4_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG5_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG6_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG7_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG8_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG9_SEM_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG10_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG11_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG12_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG13_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG14_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG15_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG16_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG17_SEM_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG0_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG1_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG2_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG3_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG4_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG5_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG6_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG7_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG8_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG9_REQ_DEFAULT                                       0x02f80000
#define regGCVM_INVALIDATE_ENG10_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG11_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG12_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG13_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG14_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG15_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG16_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG17_REQ_DEFAULT                                      0x02f80000
#define regGCVM_INVALIDATE_ENG0_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG1_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG2_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG3_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG4_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG5_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG6_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG7_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG8_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG9_ACK_DEFAULT                                       0x00000000
#define regGCVM_INVALIDATE_ENG10_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG11_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG12_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG13_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG14_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG15_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG16_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG17_ACK_DEFAULT                                      0x00000000
#define regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_DEFAULT                           0x00000000
#define regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_DEFAULT                          0x00000000
#define regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_DEFAULT                          0x00000000
#define regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_DEFAULT                       0x00000000
#define regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_DEFAULT                      0x00000000
#define regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_DEFAULT                         0x00000000
#define regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_DEFAULT                        0x00000000
#define regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_DEFAULT                        0x00000000
#define regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT                      0x00001c80
#define regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT             0x00001c80
#define regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT            0x00001c80
#define regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT            0x00001c80
#define regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT            0x00001c80
#define regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT            0x00001c80
#define regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT            0x00001c80
#define regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_DEFAULT            0x00001c80


// addressBlock: gc_gceadec
#define regGCEA_DRAM_RD_CLI2GRP_MAP0_DEFAULT                                      0xa9503aaa
#define regGCEA_DRAM_RD_CLI2GRP_MAP1_DEFAULT                                      0xa9503aaa
#define regGCEA_DRAM_WR_CLI2GRP_MAP0_DEFAULT                                      0xa9503aaa
#define regGCEA_DRAM_WR_CLI2GRP_MAP1_DEFAULT                                      0xa9503aaa
#define regGCEA_DRAM_RD_GRP2VC_MAP_DEFAULT                                        0x00000924
#define regGCEA_DRAM_WR_GRP2VC_MAP_DEFAULT                                        0x00000324
#define regGCEA_DRAM_RD_LAZY_DEFAULT                                              0x78000924
#define regGCEA_DRAM_WR_LAZY_DEFAULT                                              0x78000924
#define regGCEA_DRAM_RD_CAM_CNTL_DEFAULT                                          0x16db4444
#define regGCEA_DRAM_WR_CAM_CNTL_DEFAULT                                          0x16db4444
#define regGCEA_DRAM_PAGE_BURST_DEFAULT                                           0x20082008
#define regGCEA_DRAM_RD_PRI_AGE_DEFAULT                                           0x00db6249
#define regGCEA_DRAM_WR_PRI_AGE_DEFAULT                                           0x00db6249
#define regGCEA_DRAM_RD_PRI_QUEUING_DEFAULT                                       0x00000db6
#define regGCEA_DRAM_WR_PRI_QUEUING_DEFAULT                                       0x00000db6
#define regGCEA_DRAM_RD_PRI_FIXED_DEFAULT                                         0x00000924
#define regGCEA_DRAM_WR_PRI_FIXED_DEFAULT                                         0x00000924
#define regGCEA_DRAM_RD_PRI_URGENCY_DEFAULT                                       0x0000fdb6
#define regGCEA_DRAM_WR_PRI_URGENCY_DEFAULT                                       0x0000fdb6
#define regGCEA_DRAM_RD_PRI_QUANT_PRI1_DEFAULT                                    0x3f3f3f3f
#define regGCEA_DRAM_RD_PRI_QUANT_PRI2_DEFAULT                                    0x7f7f7f7f
#define regGCEA_DRAM_RD_PRI_QUANT_PRI3_DEFAULT                                    0xffffffff
#define regGCEA_DRAM_WR_PRI_QUANT_PRI1_DEFAULT                                    0x3f3f3f3f
#define regGCEA_DRAM_WR_PRI_QUANT_PRI2_DEFAULT                                    0x7f7f7f7f
#define regGCEA_DRAM_WR_PRI_QUANT_PRI3_DEFAULT                                    0xffffffff
#define regGCEA_IO_RD_CLI2GRP_MAP0_DEFAULT                                        0xa9503aaa
#define regGCEA_IO_RD_CLI2GRP_MAP1_DEFAULT                                        0xa9503aaa
#define regGCEA_IO_WR_CLI2GRP_MAP0_DEFAULT                                        0xa9503aaa
#define regGCEA_IO_WR_CLI2GRP_MAP1_DEFAULT                                        0xa9503aaa
#define regGCEA_IO_RD_COMBINE_FLUSH_DEFAULT                                       0x00007777
#define regGCEA_IO_WR_COMBINE_FLUSH_DEFAULT                                       0x00017777
#define regGCEA_IO_GROUP_BURST_DEFAULT                                            0x1f031f03
#define regGCEA_IO_RD_PRI_AGE_DEFAULT                                             0x00db6249
#define regGCEA_IO_WR_PRI_AGE_DEFAULT                                             0x00db6249
#define regGCEA_IO_RD_PRI_QUEUING_DEFAULT                                         0x00000db6
#define regGCEA_IO_WR_PRI_QUEUING_DEFAULT                                         0x00000db6
#define regGCEA_IO_RD_PRI_FIXED_DEFAULT                                           0x00000924
#define regGCEA_IO_WR_PRI_FIXED_DEFAULT                                           0x00000924
#define regGCEA_IO_RD_PRI_URGENCY_DEFAULT                                         0x00000492
#define regGCEA_IO_WR_PRI_URGENCY_DEFAULT                                         0x00000492
#define regGCEA_IO_RD_PRI_URGENCY_MASKING_DEFAULT                                 0xffffffff
#define regGCEA_IO_WR_PRI_URGENCY_MASKING_DEFAULT                                 0xffffffff
#define regGCEA_IO_RD_PRI_QUANT_PRI1_DEFAULT                                      0x3f3f3f3f
#define regGCEA_IO_RD_PRI_QUANT_PRI2_DEFAULT                                      0x7f7f7f7f
#define regGCEA_IO_RD_PRI_QUANT_PRI3_DEFAULT                                      0xffffffff
#define regGCEA_IO_WR_PRI_QUANT_PRI1_DEFAULT                                      0x3f3f3f3f
#define regGCEA_IO_WR_PRI_QUANT_PRI2_DEFAULT                                      0x7f7f7f7f
#define regGCEA_IO_WR_PRI_QUANT_PRI3_DEFAULT                                      0xffffffff
#define regGCEA_SDP_ARB_FINAL_DEFAULT                                             0x00007fff
#define regGCEA_SDP_IO_PRIORITY_DEFAULT                                           0x00000000
#define regGCEA_SDP_CREDITS_DEFAULT                                               0x000101bf
#define regGCEA_SDP_TAG_RESERVE0_DEFAULT                                          0x00000000
#define regGCEA_SDP_TAG_RESERVE1_DEFAULT                                          0x00000000
#define regGCEA_SDP_VCC_RESERVE0_DEFAULT                                          0x00000000
#define regGCEA_SDP_VCC_RESERVE1_DEFAULT                                          0x00000000


// addressBlock: gc_shdec
#define regSPI_SHADER_PGM_RSRC4_PS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_CHKSUM_PS_DEFAULT                                       0x00000000
#define regSPI_SHADER_PGM_RSRC3_PS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_LO_PS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_HI_PS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_RSRC1_PS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_RSRC2_PS_DEFAULT                                        0x00000000
#define regSPI_SHADER_USER_DATA_PS_0_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_1_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_2_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_3_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_4_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_5_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_6_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_7_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_8_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_9_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_PS_10_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_11_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_12_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_13_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_14_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_15_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_16_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_17_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_18_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_19_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_20_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_21_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_22_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_23_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_24_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_25_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_26_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_27_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_28_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_29_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_30_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_PS_31_DEFAULT                                     0x00000000
#define regSPI_SHADER_REQ_CTRL_PS_DEFAULT                                         0x00000000
#define regSPI_SHADER_USER_ACCUM_PS_0_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_ACCUM_PS_1_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_ACCUM_PS_2_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_ACCUM_PS_3_DEFAULT                                     0x00000000
#define regSPI_SHADER_PGM_CHKSUM_GS_DEFAULT                                       0x00000000
#define regSPI_SHADER_PGM_RSRC4_GS_DEFAULT                                        0x00000000
#define regSPI_SHADER_USER_DATA_ADDR_LO_GS_DEFAULT                                0x00000000
#define regSPI_SHADER_USER_DATA_ADDR_HI_GS_DEFAULT                                0x00000000
#define regSPI_SHADER_PGM_LO_ES_GS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_HI_ES_GS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_RSRC3_GS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_LO_GS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_HI_GS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_RSRC1_GS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_RSRC2_GS_DEFAULT                                        0x00000000
#define regSPI_SHADER_USER_DATA_GS_0_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_1_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_2_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_3_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_4_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_5_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_6_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_7_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_8_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_9_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_GS_10_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_11_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_12_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_13_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_14_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_15_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_16_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_17_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_18_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_19_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_20_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_21_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_22_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_23_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_24_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_25_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_26_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_27_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_28_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_29_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_30_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_GS_31_DEFAULT                                     0x00000000
#define regSPI_SHADER_GS_MESHLET_DIM_DEFAULT                                      0x00000000
#define regSPI_SHADER_GS_MESHLET_EXP_ALLOC_DEFAULT                                0x00000000
#define regSPI_SHADER_REQ_CTRL_ESGS_DEFAULT                                       0x00000000
#define regSPI_SHADER_USER_ACCUM_ESGS_0_DEFAULT                                   0x00000000
#define regSPI_SHADER_USER_ACCUM_ESGS_1_DEFAULT                                   0x00000000
#define regSPI_SHADER_USER_ACCUM_ESGS_2_DEFAULT                                   0x00000000
#define regSPI_SHADER_USER_ACCUM_ESGS_3_DEFAULT                                   0x00000000
#define regSPI_SHADER_PGM_LO_ES_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_HI_ES_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_CHKSUM_HS_DEFAULT                                       0x00000000
#define regSPI_SHADER_PGM_RSRC4_HS_DEFAULT                                        0x00000000
#define regSPI_SHADER_USER_DATA_ADDR_LO_HS_DEFAULT                                0x00000000
#define regSPI_SHADER_USER_DATA_ADDR_HI_HS_DEFAULT                                0x00000000
#define regSPI_SHADER_PGM_LO_LS_HS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_HI_LS_HS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_RSRC3_HS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_LO_HS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_HI_HS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_RSRC1_HS_DEFAULT                                        0x00000000
#define regSPI_SHADER_PGM_RSRC2_HS_DEFAULT                                        0x00000000
#define regSPI_SHADER_USER_DATA_HS_0_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_1_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_2_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_3_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_4_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_5_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_6_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_7_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_8_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_9_DEFAULT                                      0x00000000
#define regSPI_SHADER_USER_DATA_HS_10_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_11_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_12_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_13_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_14_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_15_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_16_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_17_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_18_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_19_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_20_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_21_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_22_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_23_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_24_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_25_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_26_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_27_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_28_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_29_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_30_DEFAULT                                     0x00000000
#define regSPI_SHADER_USER_DATA_HS_31_DEFAULT                                     0x00000000
#define regSPI_SHADER_REQ_CTRL_LSHS_DEFAULT                                       0x00000000
#define regSPI_SHADER_USER_ACCUM_LSHS_0_DEFAULT                                   0x00000000
#define regSPI_SHADER_USER_ACCUM_LSHS_1_DEFAULT                                   0x00000000
#define regSPI_SHADER_USER_ACCUM_LSHS_2_DEFAULT                                   0x00000000
#define regSPI_SHADER_USER_ACCUM_LSHS_3_DEFAULT                                   0x00000000
#define regSPI_SHADER_PGM_LO_LS_DEFAULT                                           0x00000000
#define regSPI_SHADER_PGM_HI_LS_DEFAULT                                           0x00000000
#define regCOMPUTE_DISPATCH_INITIATOR_DEFAULT                                     0x00000000
#define regCOMPUTE_DIM_X_DEFAULT                                                  0x00000000
#define regCOMPUTE_DIM_Y_DEFAULT                                                  0x00000000
#define regCOMPUTE_DIM_Z_DEFAULT                                                  0x00000000
#define regCOMPUTE_START_X_DEFAULT                                                0x00000000
#define regCOMPUTE_START_Y_DEFAULT                                                0x00000000
#define regCOMPUTE_START_Z_DEFAULT                                                0x00000000
#define regCOMPUTE_NUM_THREAD_X_DEFAULT                                           0x00000000
#define regCOMPUTE_NUM_THREAD_Y_DEFAULT                                           0x00000000
#define regCOMPUTE_NUM_THREAD_Z_DEFAULT                                           0x00000000
#define regCOMPUTE_PIPELINESTAT_ENABLE_DEFAULT                                    0x00000001
#define regCOMPUTE_PERFCOUNT_ENABLE_DEFAULT                                       0x00000000
#define regCOMPUTE_PGM_LO_DEFAULT                                                 0x00000000
#define regCOMPUTE_PGM_HI_DEFAULT                                                 0x00000000
#define regCOMPUTE_DISPATCH_PKT_ADDR_LO_DEFAULT                                   0x00000000
#define regCOMPUTE_DISPATCH_PKT_ADDR_HI_DEFAULT                                   0x00000000
#define regCOMPUTE_DISPATCH_SCRATCH_BASE_LO_DEFAULT                               0x00000000
#define regCOMPUTE_DISPATCH_SCRATCH_BASE_HI_DEFAULT                               0x00000000
#define regCOMPUTE_PGM_RSRC1_DEFAULT                                              0x00000000
#define regCOMPUTE_PGM_RSRC2_DEFAULT                                              0x00000000
#define regCOMPUTE_VMID_DEFAULT                                                   0x00000000
#define regCOMPUTE_RESOURCE_LIMITS_DEFAULT                                        0x00000000
#define regCOMPUTE_DESTINATION_EN_SE0_DEFAULT                                     0x00000000
#define regCOMPUTE_STATIC_THREAD_MGMT_SE0_DEFAULT                                 0xffffffff
#define regCOMPUTE_DESTINATION_EN_SE1_DEFAULT                                     0x00000000
#define regCOMPUTE_STATIC_THREAD_MGMT_SE1_DEFAULT                                 0xffffffff
#define regCOMPUTE_TMPRING_SIZE_DEFAULT                                           0x00000000
#define regCOMPUTE_DESTINATION_EN_SE2_DEFAULT                                     0x00000000
#define regCOMPUTE_STATIC_THREAD_MGMT_SE2_DEFAULT                                 0xffffffff
#define regCOMPUTE_DESTINATION_EN_SE3_DEFAULT                                     0x00000000
#define regCOMPUTE_STATIC_THREAD_MGMT_SE3_DEFAULT                                 0xffffffff
#define regCOMPUTE_RESTART_X_DEFAULT                                              0x00000000
#define regCOMPUTE_RESTART_Y_DEFAULT                                              0x00000000
#define regCOMPUTE_RESTART_Z_DEFAULT                                              0x00000000
#define regCOMPUTE_THREAD_TRACE_ENABLE_DEFAULT                                    0x00000000
#define regCOMPUTE_MISC_RESERVED_DEFAULT                                          0x00000007
#define regCOMPUTE_DISPATCH_ID_DEFAULT                                            0x00000000
#define regCOMPUTE_THREADGROUP_ID_DEFAULT                                         0x00000000
#define regCOMPUTE_REQ_CTRL_DEFAULT                                               0x00000000
#define regCOMPUTE_USER_ACCUM_0_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_ACCUM_1_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_ACCUM_2_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_ACCUM_3_DEFAULT                                           0x00000000
#define regCOMPUTE_PGM_RSRC3_DEFAULT                                              0x00000000
#define regCOMPUTE_DDID_INDEX_DEFAULT                                             0x00000000
#define regCOMPUTE_SHADER_CHKSUM_DEFAULT                                          0x00000000
#define regCOMPUTE_STATIC_THREAD_MGMT_SE4_DEFAULT                                 0xffffffff
#define regCOMPUTE_STATIC_THREAD_MGMT_SE5_DEFAULT                                 0xffffffff
#define regCOMPUTE_STATIC_THREAD_MGMT_SE6_DEFAULT                                 0xffffffff
#define regCOMPUTE_STATIC_THREAD_MGMT_SE7_DEFAULT                                 0xffffffff
#define regCOMPUTE_DISPATCH_INTERLEAVE_DEFAULT                                    0x00000040
#define regCOMPUTE_RELAUNCH_DEFAULT                                               0x00000000
#define regCOMPUTE_WAVE_RESTORE_ADDR_LO_DEFAULT                                   0x00000000
#define regCOMPUTE_WAVE_RESTORE_ADDR_HI_DEFAULT                                   0x00000000
#define regCOMPUTE_RELAUNCH2_DEFAULT                                              0x00000000
#define regCOMPUTE_USER_DATA_0_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_1_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_2_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_3_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_4_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_5_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_6_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_7_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_8_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_9_DEFAULT                                            0x00000000
#define regCOMPUTE_USER_DATA_10_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_DATA_11_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_DATA_12_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_DATA_13_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_DATA_14_DEFAULT                                           0x00000000
#define regCOMPUTE_USER_DATA_15_DEFAULT                                           0x00000000
#define regCOMPUTE_DISPATCH_TUNNEL_DEFAULT                                        0x00000000
#define regCOMPUTE_DISPATCH_END_DEFAULT                                           0x00000000
#define regCOMPUTE_NOWHERE_DEFAULT                                                0x00000000
#define regSH_RESERVED_REG0_DEFAULT                                               0x00000000
#define regSH_RESERVED_REG1_DEFAULT                                               0x00000000


// addressBlock: gc_cppdec
#define regCP_CU_MASK_ADDR_LO_DEFAULT                                             0x00000000
#define regCP_CU_MASK_ADDR_HI_DEFAULT                                             0x00000000
#define regCP_CU_MASK_CNTL_DEFAULT                                                0x00000000
#define regCP_EOPQ_WAIT_TIME_DEFAULT                                              0x0000052c
#define regCP_CPC_MGCG_SYNC_CNTL_DEFAULT                                          0x00001020
#define regCPC_INT_INFO_DEFAULT                                                   0x00000000
#define regCP_VIRT_STATUS_DEFAULT                                                 0x00000000
#define regCPC_INT_ADDR_DEFAULT                                                   0x00000000
#define regCPC_INT_PASID_DEFAULT                                                  0x00000000
#define regCP_GFX_ERROR_DEFAULT                                                   0x00000000
#define regCPG_UTCL1_CNTL_DEFAULT                                                 0x00000080
#define regCPC_UTCL1_CNTL_DEFAULT                                                 0x00000080
#define regCPF_UTCL1_CNTL_DEFAULT                                                 0x00000080
#define regCP_AQL_SMM_STATUS_DEFAULT                                              0x00000000
#define regCP_RB0_BASE_DEFAULT                                                    0xfedcbaef
#define regCP_RB_BASE_DEFAULT                                                     0xfedcbaef
#define regCP_RB0_CNTL_DEFAULT                                                    0x00a00000
#define regCP_RB_CNTL_DEFAULT                                                     0x00a00000
#define regCP_RB_RPTR_WR_DEFAULT                                                  0x00000000
#define regCP_RB0_RPTR_ADDR_DEFAULT                                               0x00000000
#define regCP_RB_RPTR_ADDR_DEFAULT                                                0x00000000
#define regCP_RB0_RPTR_ADDR_HI_DEFAULT                                            0x00000000
#define regCP_RB_RPTR_ADDR_HI_DEFAULT                                             0x00000000
#define regCP_RB0_BUFSZ_MASK_DEFAULT                                              0x00000000
#define regCP_RB_BUFSZ_MASK_DEFAULT                                               0x00000000
#define regCP_INT_CNTL_DEFAULT                                                    0x00000000
#define regCP_INT_STATUS_DEFAULT                                                  0x00000000
#define regCP_DEVICE_ID_DEFAULT                                                   0x00000000
#define regCP_ME0_PIPE_PRIORITY_CNTS_DEFAULT                                      0x08081020
#define regCP_RING_PRIORITY_CNTS_DEFAULT                                          0x08081020
#define regCP_ME0_PIPE0_PRIORITY_DEFAULT                                          0x00000002
#define regCP_RING0_PRIORITY_DEFAULT                                              0x00000002
#define regCP_ME0_PIPE1_PRIORITY_DEFAULT                                          0x00000002
#define regCP_RING1_PRIORITY_DEFAULT                                              0x00000002
#define regCP_FATAL_ERROR_DEFAULT                                                 0x00000000
#define regCP_RB_VMID_DEFAULT                                                     0x00000000
#define regCP_ME0_PIPE0_VMID_DEFAULT                                              0x00000000
#define regCP_ME0_PIPE1_VMID_DEFAULT                                              0x00000000
#define regCP_RB0_WPTR_DEFAULT                                                    0x00000000
#define regCP_RB_WPTR_DEFAULT                                                     0x00000000
#define regCP_RB0_WPTR_HI_DEFAULT                                                 0x00000000
#define regCP_RB_WPTR_HI_DEFAULT                                                  0x00000000
#define regCP_RB1_WPTR_DEFAULT                                                    0x00000000
#define regCP_RB1_WPTR_HI_DEFAULT                                                 0x00000000
#define regCP_PROCESS_QUANTUM_DEFAULT                                             0x00000008
#define regCP_RB_DOORBELL_RANGE_LOWER_DEFAULT                                     0x00000000
#define regCP_RB_DOORBELL_RANGE_UPPER_DEFAULT                                     0x00000108
#define regCP_MEC_DOORBELL_RANGE_LOWER_DEFAULT                                    0x00000110
#define regCP_MEC_DOORBELL_RANGE_UPPER_DEFAULT                                    0x00000ffc
#define regCPG_UTCL1_ERROR_DEFAULT                                                0x00000000
#define regCPC_UTCL1_ERROR_DEFAULT                                                0x00000000
#define regCP_RB1_BASE_DEFAULT                                                    0xfedcbadf
#define regCP_RB1_CNTL_DEFAULT                                                    0x00a00000
#define regCP_RB1_RPTR_ADDR_DEFAULT                                               0x00000000
#define regCP_RB1_RPTR_ADDR_HI_DEFAULT                                            0x00000000
#define regCP_RB1_BUFSZ_MASK_DEFAULT                                              0x00000000
#define regCP_INT_CNTL_RING0_DEFAULT                                              0x00000000
#define regCP_INT_CNTL_RING1_DEFAULT                                              0x00000000
#define regCP_INT_STATUS_RING0_DEFAULT                                            0x00000000
#define regCP_INT_STATUS_RING1_DEFAULT                                            0x00000000
#define regCP_ME_F32_INTERRUPT_DEFAULT                                            0x00000000
#define regCP_PFP_F32_INTERRUPT_DEFAULT                                           0x00000000
#define regCP_MEC1_F32_INTERRUPT_DEFAULT                                          0x00000000
#define regCP_MEC2_F32_INTERRUPT_DEFAULT                                          0x00000000
#define regCP_PWR_CNTL_DEFAULT                                                    0x00000000
#define regCP_ECC_FIRSTOCCURRENCE_DEFAULT                                         0x00000000
#define regCP_ECC_FIRSTOCCURRENCE_RING0_DEFAULT                                   0x00000000
#define regCP_ECC_FIRSTOCCURRENCE_RING1_DEFAULT                                   0x00000000
#define regGB_EDC_MODE_DEFAULT                                                    0x00000000
#define regCP_DEBUG_DEFAULT                                                       0x00400000
#define regCP_CPC_DEBUG_DEFAULT                                                   0x00500000
#define regCP_PQ_WPTR_POLL_CNTL_DEFAULT                                           0x00000001
#define regCP_PQ_WPTR_POLL_CNTL1_DEFAULT                                          0x00000000
#define regCP_ME1_PIPE0_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME1_PIPE1_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME1_PIPE2_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME1_PIPE3_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME2_PIPE0_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME2_PIPE1_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME2_PIPE2_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME2_PIPE3_INT_CNTL_DEFAULT                                          0x00000000
#define regCP_ME1_PIPE0_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME1_PIPE1_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME1_PIPE2_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME1_PIPE3_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME2_PIPE0_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME2_PIPE1_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME2_PIPE2_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_ME2_PIPE3_INT_STATUS_DEFAULT                                        0x00000000
#define regCP_GFX_QUEUE_INDEX_DEFAULT                                             0x00000000
#define regCC_GC_EDC_CONFIG_DEFAULT                                               0x00000000
#define regCP_ME1_PIPE_PRIORITY_CNTS_DEFAULT                                      0x08081020
#define regCP_ME1_PIPE0_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME1_PIPE1_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME1_PIPE2_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME1_PIPE3_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME2_PIPE_PRIORITY_CNTS_DEFAULT                                      0x08081020
#define regCP_ME2_PIPE0_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME2_PIPE1_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME2_PIPE2_PRIORITY_DEFAULT                                          0x00000002
#define regCP_ME2_PIPE3_PRIORITY_DEFAULT                                          0x00000002
#define regCP_PFP_PRGRM_CNTR_START_DEFAULT                                        0x00000000
#define regCP_ME_PRGRM_CNTR_START_DEFAULT                                         0x00000000
#define regCP_MEC1_PRGRM_CNTR_START_DEFAULT                                       0x00000000
#define regCP_MEC2_PRGRM_CNTR_START_DEFAULT                                       0x00000000
#define regCP_PFP_INTR_ROUTINE_START_DEFAULT                                      0x00000002
#define regCP_ME_INTR_ROUTINE_START_DEFAULT                                       0x00000002
#define regCP_MEC1_INTR_ROUTINE_START_DEFAULT                                     0x00000002
#define regCP_MEC2_INTR_ROUTINE_START_DEFAULT                                     0x00000002
#define regCP_CONTEXT_CNTL_DEFAULT                                                0x00750075
#define regCP_MAX_CONTEXT_DEFAULT                                                 0x00000007
#define regCP_IQ_WAIT_TIME1_DEFAULT                                               0x40404040
#define regCP_IQ_WAIT_TIME2_DEFAULT                                               0x40404040
#define regCP_RB0_BASE_HI_DEFAULT                                                 0x00000000
#define regCP_RB1_BASE_HI_DEFAULT                                                 0x00000000
#define regCP_VMID_RESET_DEFAULT                                                  0x00000000
#define regCPC_INT_CNTL_DEFAULT                                                   0x00000000
#define regCPC_INT_STATUS_DEFAULT                                                 0x00000000
#define regCP_VMID_PREEMPT_DEFAULT                                                0x00000000
#define regCPC_INT_CNTX_ID_DEFAULT                                                0x00000000
#define regCP_PQ_STATUS_DEFAULT                                                   0x00000000
#define regCP_PFP_PRGRM_CNTR_START_HI_DEFAULT                                     0x00000000
#define regCP_MAX_DRAW_COUNT_DEFAULT                                              0x00000000
#define regCP_MEC1_F32_INT_DIS_DEFAULT                                            0x00000000
#define regCP_MEC2_F32_INT_DIS_DEFAULT                                            0x00000000
#define regCP_VMID_STATUS_DEFAULT                                                 0x00000000
#define regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO_DEFAULT                              0x00000000
#define regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI_DEFAULT                              0x00000000
#define regCPC_SUSPEND_CTX_SAVE_CONTROL_DEFAULT                                   0x00000000
#define regCPC_SUSPEND_CNTL_STACK_OFFSET_DEFAULT                                  0x00000000
#define regCPC_SUSPEND_CNTL_STACK_SIZE_DEFAULT                                    0x00000000
#define regCPC_SUSPEND_WG_STATE_OFFSET_DEFAULT                                    0x00000000
#define regCPC_SUSPEND_CTX_SAVE_SIZE_DEFAULT                                      0x00000000
#define regCPC_OS_PIPES_DEFAULT                                                   0x00000000
#define regCP_SUSPEND_RESUME_REQ_DEFAULT                                          0x00000000
#define regCP_SUSPEND_CNTL_DEFAULT                                                0x00000002
#define regCP_IQ_WAIT_TIME3_DEFAULT                                               0x00000040
#define regCPC_DDID_BASE_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_DDID_BASE_ADDR_LO_DEFAULT                                           0x00000000
#define regCPC_DDID_BASE_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DDID_BASE_ADDR_HI_DEFAULT                                           0x00000000
#define regCPC_DDID_CNTL_DEFAULT                                                  0x00000080
#define regCP_DDID_CNTL_DEFAULT                                                   0x00000080
#define regCP_GFX_DDID_INFLIGHT_COUNT_DEFAULT                                     0x00000000
#define regCP_GFX_DDID_WPTR_DEFAULT                                               0x00000000
#define regCP_GFX_DDID_RPTR_DEFAULT                                               0x00000000
#define regCP_GFX_DDID_DELTA_RPT_COUNT_DEFAULT                                    0x00000000
#define regCP_GFX_HPD_STATUS0_DEFAULT                                             0x01000000
#define regCP_GFX_HPD_CONTROL0_DEFAULT                                            0x00000001
#define regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO_DEFAULT                                 0x00000000
#define regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI_DEFAULT                                 0x00000000
#define regCP_GFX_HPD_OSPRE_FENCE_DATA_LO_DEFAULT                                 0x00000000
#define regCP_GFX_HPD_OSPRE_FENCE_DATA_HI_DEFAULT                                 0x00000000
#define regCP_GFX_INDEX_MUTEX_DEFAULT                                             0x00000000
#define regCP_ME_PRGRM_CNTR_START_HI_DEFAULT                                      0x00000000
#define regCP_PFP_INTR_ROUTINE_START_HI_DEFAULT                                   0x00000002
#define regCP_ME_INTR_ROUTINE_START_HI_DEFAULT                                    0x00000002
#define regCP_GFX_MQD_BASE_ADDR_DEFAULT                                           0x00000000
#define regCP_GFX_MQD_BASE_ADDR_HI_DEFAULT                                        0x00000000
#define regCP_GFX_HQD_ACTIVE_DEFAULT                                              0x00000000
#define regCP_GFX_HQD_VMID_DEFAULT                                                0x00000000
#define regCP_GFX_HQD_QUEUE_PRIORITY_DEFAULT                                      0x00000000
#define regCP_GFX_HQD_QUANTUM_DEFAULT                                             0x00000a01
#define regCP_GFX_HQD_BASE_DEFAULT                                                0xfedcbaef
#define regCP_GFX_HQD_BASE_HI_DEFAULT                                             0x00000000
#define regCP_GFX_HQD_RPTR_DEFAULT                                                0x00000000
#define regCP_GFX_HQD_RPTR_ADDR_DEFAULT                                           0x00000000
#define regCP_GFX_HQD_RPTR_ADDR_HI_DEFAULT                                        0x00000000
#define regCP_RB_WPTR_POLL_ADDR_LO_DEFAULT                                        0x00000000
#define regCP_RB_WPTR_POLL_ADDR_HI_DEFAULT                                        0x00000000
#define regCP_RB_DOORBELL_CONTROL_DEFAULT                                         0x00000000
#define regCP_GFX_HQD_OFFSET_DEFAULT                                              0x00000000
#define regCP_GFX_HQD_CNTL_DEFAULT                                                0x00a00000
#define regCP_GFX_HQD_CSMD_RPTR_DEFAULT                                           0x00000000
#define regCP_GFX_HQD_WPTR_DEFAULT                                                0x00000000
#define regCP_GFX_HQD_WPTR_HI_DEFAULT                                             0x00000000
#define regCP_GFX_HQD_DEQUEUE_REQUEST_DEFAULT                                     0x00000000
#define regCP_GFX_HQD_MAPPED_DEFAULT                                              0x00000000
#define regCP_GFX_HQD_QUE_MGR_CONTROL_DEFAULT                                     0x00000000
#define regCP_GFX_HQD_IQ_TIMER_DEFAULT                                            0x00000000
#define regCP_GFX_HQD_HQ_STATUS0_DEFAULT                                          0x40000000
#define regCP_GFX_HQD_HQ_CONTROL0_DEFAULT                                         0x00000000
#define regCP_GFX_MQD_CONTROL_DEFAULT                                             0x00000100
#define regCP_HQD_GFX_CONTROL_DEFAULT                                             0x00000000
#define regCP_HQD_GFX_STATUS_DEFAULT                                              0x00000000
#define regCP_DMA_WATCH0_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH0_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH0_MASK_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH0_CNTL_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH1_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH1_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH1_MASK_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH1_CNTL_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH2_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH2_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH2_MASK_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH2_CNTL_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH3_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH3_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_WATCH3_MASK_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH3_CNTL_DEFAULT                                             0x00000000
#define regCP_DMA_WATCH_STAT_ADDR_LO_DEFAULT                                      0x00000000
#define regCP_DMA_WATCH_STAT_ADDR_HI_DEFAULT                                      0x00000000
#define regCP_DMA_WATCH_STAT_DEFAULT                                              0x00000000
#define regCP_PFP_JT_STAT_DEFAULT                                                 0x00000000
#define regCP_MEC_JT_STAT_DEFAULT                                                 0x00000000
#define regCP_CPC_BUSY_HYSTERESIS_DEFAULT                                         0x00002020
#define regCP_CPF_BUSY_HYSTERESIS1_DEFAULT                                        0x20202020
#define regCP_CPF_BUSY_HYSTERESIS2_DEFAULT                                        0x00000020
#define regCP_CPG_BUSY_HYSTERESIS1_DEFAULT                                        0x20202020
#define regCP_CPG_BUSY_HYSTERESIS2_DEFAULT                                        0x00101020
#define regCP_RB_DOORBELL_CLEAR_DEFAULT                                           0x00000000
#define regCP_RB0_ACTIVE_DEFAULT                                                  0x00000000
#define regCP_RB_ACTIVE_DEFAULT                                                   0x00000000
#define regCP_RB1_ACTIVE_DEFAULT                                                  0x00000000
#define regCP_RB_STATUS_DEFAULT                                                   0x00000000
#define regCPG_RCIU_CAM_INDEX_DEFAULT                                             0x00000000
#define regCPG_RCIU_CAM_DATA_DEFAULT                                              0x00000000
#define regCPG_RCIU_CAM_DATA_PHASE0_DEFAULT                                       0x00000000
#define regCPG_RCIU_CAM_DATA_PHASE1_DEFAULT                                       0x00000000
#define regCPG_RCIU_CAM_DATA_PHASE2_DEFAULT                                       0x00000000
#define regCP_GPU_TIMESTAMP_OFFSET_LO_DEFAULT                                     0x00000000
#define regCP_GPU_TIMESTAMP_OFFSET_HI_DEFAULT                                     0x00000000
#define regCP_SDMA_DMA_DONE_DEFAULT                                               0x00000000
#define regCP_PFP_SDMA_CS_DEFAULT                                                 0x00000000
#define regCP_ME_SDMA_CS_DEFAULT                                                  0x00000000
#define regCPF_GCR_CNTL_DEFAULT                                                   0x0000c000
#define regCPG_UTCL1_STATUS_DEFAULT                                               0x00000000
#define regCPC_UTCL1_STATUS_DEFAULT                                               0x00000000
#define regCPF_UTCL1_STATUS_DEFAULT                                               0x00000000
#define regCP_SD_CNTL_DEFAULT                                                     0x0000046f
#define regCP_SOFT_RESET_CNTL_DEFAULT                                             0x00000000
#define regCP_CPC_GFX_CNTL_DEFAULT                                                0x00000000


// addressBlock: gc_spipdec
#define regSPI_ARB_PRIORITY_DEFAULT                                               0x00000000
#define regSPI_ARB_CYCLES_0_DEFAULT                                               0x00000000
#define regSPI_ARB_CYCLES_1_DEFAULT                                               0x00000000
#define regSPI_WCL_PIPE_PERCENT_GFX_DEFAULT                                       0x07c1f07f
#define regSPI_WCL_PIPE_PERCENT_HP3D_DEFAULT                                      0x07c1f07f
#define regSPI_WCL_PIPE_PERCENT_CS0_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS1_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS2_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS3_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS4_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS5_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS6_DEFAULT                                       0x0000007f
#define regSPI_WCL_PIPE_PERCENT_CS7_DEFAULT                                       0x0000007f
#define regSPI_USER_ACCUM_VMID_CNTL_DEFAULT                                       0x00000000
#define regSPI_GDBG_PER_VMID_CNTL_DEFAULT                                         0x00000000
#define regSPI_COMPUTE_QUEUE_RESET_DEFAULT                                        0x00000000
#define regSPI_COMPUTE_WF_CTX_SAVE_DEFAULT                                        0x00000000


// addressBlock: gc_cpphqddec
#define regCP_HPD_UTCL1_CNTL_DEFAULT                                              0x00000000
#define regCP_HPD_UTCL1_ERROR_DEFAULT                                             0x00000000
#define regCP_HPD_UTCL1_ERROR_ADDR_DEFAULT                                        0x00000000
#define regCP_MQD_BASE_ADDR_DEFAULT                                               0x00000000
#define regCP_MQD_BASE_ADDR_HI_DEFAULT                                            0x00000000
#define regCP_HQD_ACTIVE_DEFAULT                                                  0x00000000
#define regCP_HQD_VMID_DEFAULT                                                    0x00000000
#define regCP_HQD_PERSISTENT_STATE_DEFAULT                                        0x0be05501
#define regCP_HQD_PIPE_PRIORITY_DEFAULT                                           0x00000000
#define regCP_HQD_QUEUE_PRIORITY_DEFAULT                                          0x00000000
#define regCP_HQD_QUANTUM_DEFAULT                                                 0x00000000
#define regCP_HQD_PQ_BASE_DEFAULT                                                 0x00000000
#define regCP_HQD_PQ_BASE_HI_DEFAULT                                              0x00000000
#define regCP_HQD_PQ_RPTR_DEFAULT                                                 0x00000000
#define regCP_HQD_PQ_RPTR_REPORT_ADDR_DEFAULT                                     0x00000000
#define regCP_HQD_PQ_RPTR_REPORT_ADDR_HI_DEFAULT                                  0x00000000
#define regCP_HQD_PQ_WPTR_POLL_ADDR_DEFAULT                                       0x00000000
#define regCP_HQD_PQ_WPTR_POLL_ADDR_HI_DEFAULT                                    0x00000000
#define regCP_HQD_PQ_DOORBELL_CONTROL_DEFAULT                                     0x00000000
#define regCP_HQD_PQ_CONTROL_DEFAULT                                              0x00308509
#define regCP_HQD_IB_BASE_ADDR_DEFAULT                                            0x00000000
#define regCP_HQD_IB_BASE_ADDR_HI_DEFAULT                                         0x00000000
#define regCP_HQD_IB_RPTR_DEFAULT                                                 0x00000000
#define regCP_HQD_IB_CONTROL_DEFAULT                                              0x00300000
#define regCP_HQD_IQ_TIMER_DEFAULT                                                0x00000000
#define regCP_HQD_IQ_RPTR_DEFAULT                                                 0x00000000
#define regCP_HQD_DEQUEUE_REQUEST_DEFAULT                                         0x00000000
#define regCP_HQD_DMA_OFFLOAD_DEFAULT                                             0x00000000
#define regCP_HQD_OFFLOAD_DEFAULT                                                 0x00000000
#define regCP_HQD_SEMA_CMD_DEFAULT                                                0x00000000
#define regCP_HQD_MSG_TYPE_DEFAULT                                                0x00000000
#define regCP_HQD_ATOMIC0_PREOP_LO_DEFAULT                                        0x00000000
#define regCP_HQD_ATOMIC0_PREOP_HI_DEFAULT                                        0x00000000
#define regCP_HQD_ATOMIC1_PREOP_LO_DEFAULT                                        0x00000000
#define regCP_HQD_ATOMIC1_PREOP_HI_DEFAULT                                        0x00000000
#define regCP_HQD_HQ_SCHEDULER0_DEFAULT                                           0x40000000
#define regCP_HQD_HQ_STATUS0_DEFAULT                                              0x40000000
#define regCP_HQD_HQ_CONTROL0_DEFAULT                                             0x00000000
#define regCP_HQD_HQ_SCHEDULER1_DEFAULT                                           0x00000000
#define regCP_MQD_CONTROL_DEFAULT                                                 0x00000100
#define regCP_HQD_HQ_STATUS1_DEFAULT                                              0x00000000
#define regCP_HQD_HQ_CONTROL1_DEFAULT                                             0x00000000
#define regCP_HQD_EOP_BASE_ADDR_DEFAULT                                           0x00000000
#define regCP_HQD_EOP_BASE_ADDR_HI_DEFAULT                                        0x00000000
#define regCP_HQD_EOP_CONTROL_DEFAULT                                             0x00000006
#define regCP_HQD_EOP_RPTR_DEFAULT                                                0x40000000
#define regCP_HQD_EOP_WPTR_DEFAULT                                                0x00008000
#define regCP_HQD_EOP_EVENTS_DEFAULT                                              0x00000000
#define regCP_HQD_CTX_SAVE_BASE_ADDR_LO_DEFAULT                                   0x00000000
#define regCP_HQD_CTX_SAVE_BASE_ADDR_HI_DEFAULT                                   0x00000000
#define regCP_HQD_CTX_SAVE_CONTROL_DEFAULT                                        0x00000000
#define regCP_HQD_CNTL_STACK_OFFSET_DEFAULT                                       0x00000000
#define regCP_HQD_CNTL_STACK_SIZE_DEFAULT                                         0x00000000
#define regCP_HQD_WG_STATE_OFFSET_DEFAULT                                         0x00000000
#define regCP_HQD_CTX_SAVE_SIZE_DEFAULT                                           0x00000000
#define regCP_HQD_GDS_RESOURCE_STATE_DEFAULT                                      0x00000000
#define regCP_HQD_ERROR_DEFAULT                                                   0x00000000
#define regCP_HQD_EOP_WPTR_MEM_DEFAULT                                            0x00000000
#define regCP_HQD_AQL_CONTROL_DEFAULT                                             0x00000000
#define regCP_HQD_PQ_WPTR_LO_DEFAULT                                              0x00000000
#define regCP_HQD_PQ_WPTR_HI_DEFAULT                                              0x00000000
#define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_DEFAULT                               0x00000000
#define regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT_DEFAULT                               0x00000000
#define regCP_HQD_SUSPEND_WG_STATE_OFFSET_DEFAULT                                 0x00000000
#define regCP_HQD_DDID_RPTR_DEFAULT                                               0x00000000
#define regCP_HQD_DDID_WPTR_DEFAULT                                               0x00000000
#define regCP_HQD_DDID_INFLIGHT_COUNT_DEFAULT                                     0x00000000
#define regCP_HQD_DDID_DELTA_RPT_COUNT_DEFAULT                                    0x00000000
#define regCP_HQD_DEQUEUE_STATUS_DEFAULT                                          0x00000000


// addressBlock: gc_tcpdec
#define regTCP_WATCH0_ADDR_H_DEFAULT                                              0x00000000
#define regTCP_WATCH0_ADDR_L_DEFAULT                                              0x00000000
#define regTCP_WATCH0_CNTL_DEFAULT                                                0x00000000
#define regTCP_WATCH1_ADDR_H_DEFAULT                                              0x00000000
#define regTCP_WATCH1_ADDR_L_DEFAULT                                              0x00000000
#define regTCP_WATCH1_CNTL_DEFAULT                                                0x00000000
#define regTCP_WATCH2_ADDR_H_DEFAULT                                              0x00000000
#define regTCP_WATCH2_ADDR_L_DEFAULT                                              0x00000000
#define regTCP_WATCH2_CNTL_DEFAULT                                                0x00000000
#define regTCP_WATCH3_ADDR_H_DEFAULT                                              0x00000000
#define regTCP_WATCH3_ADDR_L_DEFAULT                                              0x00000000
#define regTCP_WATCH3_CNTL_DEFAULT                                                0x00000000


// addressBlock: gc_gdspdec
#define regGDS_VMID0_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID0_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID1_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID1_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID2_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID2_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID3_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID3_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID4_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID4_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID5_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID5_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID6_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID6_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID7_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID7_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID8_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID8_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID9_BASE_DEFAULT                                                 0x00000000
#define regGDS_VMID9_SIZE_DEFAULT                                                 0x00001000
#define regGDS_VMID10_BASE_DEFAULT                                                0x00000000
#define regGDS_VMID10_SIZE_DEFAULT                                                0x00001000
#define regGDS_VMID11_BASE_DEFAULT                                                0x00000000
#define regGDS_VMID11_SIZE_DEFAULT                                                0x00001000
#define regGDS_VMID12_BASE_DEFAULT                                                0x00000000
#define regGDS_VMID12_SIZE_DEFAULT                                                0x00001000
#define regGDS_VMID13_BASE_DEFAULT                                                0x00000000
#define regGDS_VMID13_SIZE_DEFAULT                                                0x00001000
#define regGDS_VMID14_BASE_DEFAULT                                                0x00000000
#define regGDS_VMID14_SIZE_DEFAULT                                                0x00001000
#define regGDS_VMID15_BASE_DEFAULT                                                0x00000000
#define regGDS_VMID15_SIZE_DEFAULT                                                0x00001000
#define regGDS_GWS_VMID0_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID1_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID2_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID3_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID4_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID5_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID6_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID7_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID8_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID9_DEFAULT                                                  0x00400000
#define regGDS_GWS_VMID10_DEFAULT                                                 0x00400000
#define regGDS_GWS_VMID11_DEFAULT                                                 0x00400000
#define regGDS_GWS_VMID12_DEFAULT                                                 0x00400000
#define regGDS_GWS_VMID13_DEFAULT                                                 0x00400000
#define regGDS_GWS_VMID14_DEFAULT                                                 0x00400000
#define regGDS_GWS_VMID15_DEFAULT                                                 0x00400000
#define regGDS_OA_VMID0_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID1_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID2_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID3_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID4_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID5_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID6_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID7_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID8_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID9_DEFAULT                                                   0x00000000
#define regGDS_OA_VMID10_DEFAULT                                                  0x00000000
#define regGDS_OA_VMID11_DEFAULT                                                  0x00000000
#define regGDS_OA_VMID12_DEFAULT                                                  0x00000000
#define regGDS_OA_VMID13_DEFAULT                                                  0x00000000
#define regGDS_OA_VMID14_DEFAULT                                                  0x00000000
#define regGDS_OA_VMID15_DEFAULT                                                  0x00000000
#define regGDS_GWS_RESET0_DEFAULT                                                 0x00000000
#define regGDS_GWS_RESET1_DEFAULT                                                 0x00000000
#define regGDS_GWS_RESOURCE_RESET_DEFAULT                                         0x00000000
#define regGDS_COMPUTE_MAX_WAVE_ID_DEFAULT                                        0x00000bff
#define regGDS_OA_RESET_MASK_DEFAULT                                              0x00000000
#define regGDS_OA_RESET_DEFAULT                                                   0x00000000
#define regGDS_CS_CTXSW_STATUS_DEFAULT                                            0x00000000
#define regGDS_CS_CTXSW_CNT0_DEFAULT                                              0x00000000
#define regGDS_CS_CTXSW_CNT1_DEFAULT                                              0x00000000
#define regGDS_CS_CTXSW_CNT2_DEFAULT                                              0x00000000
#define regGDS_CS_CTXSW_CNT3_DEFAULT                                              0x00000000
#define regGDS_GFX_CTXSW_STATUS_DEFAULT                                           0x00000000
#define regGDS_PS_CTXSW_CNT0_DEFAULT                                              0x00000000
#define regGDS_PS_CTXSW_CNT1_DEFAULT                                              0x00000000
#define regGDS_PS_CTXSW_CNT2_DEFAULT                                              0x00000000
#define regGDS_PS_CTXSW_CNT3_DEFAULT                                              0x00000000
#define regGDS_PS_CTXSW_IDX_DEFAULT                                               0x00000000
#define regGDS_GS_CTXSW_CNT0_DEFAULT                                              0x00000000
#define regGDS_GS_CTXSW_CNT1_DEFAULT                                              0x00000000
#define regGDS_GS_CTXSW_CNT2_DEFAULT                                              0x00000000
#define regGDS_GS_CTXSW_CNT3_DEFAULT                                              0x00000000
#define regGDS_MEMORY_CLEAN_DEFAULT                                               0x00000000


// addressBlock: gc_gfxdec0
#define regDB_RENDER_CONTROL_DEFAULT                                              0x00000000
#define regDB_COUNT_CONTROL_DEFAULT                                               0x00000000
#define regDB_DEPTH_VIEW_DEFAULT                                                  0x00000000
#define regDB_RENDER_OVERRIDE_DEFAULT                                             0x00000000
#define regDB_RENDER_OVERRIDE2_DEFAULT                                            0x00000000
#define regDB_HTILE_DATA_BASE_DEFAULT                                             0x00000000
#define regDB_DEPTH_SIZE_XY_DEFAULT                                               0x00000000
#define regDB_DEPTH_BOUNDS_MIN_DEFAULT                                            0x00000000
#define regDB_DEPTH_BOUNDS_MAX_DEFAULT                                            0x00000000
#define regDB_STENCIL_CLEAR_DEFAULT                                               0x00000000
#define regDB_DEPTH_CLEAR_DEFAULT                                                 0x00000000
#define regPA_SC_SCREEN_SCISSOR_TL_DEFAULT                                        0x00000000
#define regPA_SC_SCREEN_SCISSOR_BR_DEFAULT                                        0x00000000
#define regDB_RESERVED_REG_2_DEFAULT                                              0x00000000
#define regDB_Z_INFO_DEFAULT                                                      0x00000000
#define regDB_STENCIL_INFO_DEFAULT                                                0x00000000
#define regDB_Z_READ_BASE_DEFAULT                                                 0x00000000
#define regDB_STENCIL_READ_BASE_DEFAULT                                           0x00000000
#define regDB_Z_WRITE_BASE_DEFAULT                                                0x00000000
#define regDB_STENCIL_WRITE_BASE_DEFAULT                                          0x00000000
#define regDB_RESERVED_REG_1_DEFAULT                                              0x00000000
#define regDB_RESERVED_REG_3_DEFAULT                                              0x00000000
#define regDB_Z_READ_BASE_HI_DEFAULT                                              0x00000000
#define regDB_STENCIL_READ_BASE_HI_DEFAULT                                        0x00000000
#define regDB_Z_WRITE_BASE_HI_DEFAULT                                             0x00000000
#define regDB_STENCIL_WRITE_BASE_HI_DEFAULT                                       0x00000000
#define regDB_HTILE_DATA_BASE_HI_DEFAULT                                          0x00000000
#define regDB_RMI_L2_CACHE_CONTROL_DEFAULT                                        0x00000000
#define regTA_BC_BASE_ADDR_DEFAULT                                                0x00000000
#define regTA_BC_BASE_ADDR_HI_DEFAULT                                             0x00000000
#define regCOHER_DEST_BASE_HI_0_DEFAULT                                           0x00000000
#define regCOHER_DEST_BASE_HI_1_DEFAULT                                           0x00000000
#define regCOHER_DEST_BASE_HI_2_DEFAULT                                           0x00000000
#define regCOHER_DEST_BASE_HI_3_DEFAULT                                           0x00000000
#define regCOHER_DEST_BASE_2_DEFAULT                                              0x00000000
#define regCOHER_DEST_BASE_3_DEFAULT                                              0x00000000
#define regPA_SC_WINDOW_OFFSET_DEFAULT                                            0x00000000
#define regPA_SC_WINDOW_SCISSOR_TL_DEFAULT                                        0x00000000
#define regPA_SC_WINDOW_SCISSOR_BR_DEFAULT                                        0x00000000
#define regPA_SC_CLIPRECT_RULE_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_0_TL_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_0_BR_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_1_TL_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_1_BR_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_2_TL_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_2_BR_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_3_TL_DEFAULT                                            0x00000000
#define regPA_SC_CLIPRECT_3_BR_DEFAULT                                            0x00000000
#define regPA_SC_EDGERULE_DEFAULT                                                 0x00000000
#define regPA_SU_HARDWARE_SCREEN_OFFSET_DEFAULT                                   0x00000000
#define regCB_TARGET_MASK_DEFAULT                                                 0x00000000
#define regCB_SHADER_MASK_DEFAULT                                                 0x00000000
#define regPA_SC_GENERIC_SCISSOR_TL_DEFAULT                                       0x00000000
#define regPA_SC_GENERIC_SCISSOR_BR_DEFAULT                                       0x00000000
#define regCOHER_DEST_BASE_0_DEFAULT                                              0x00000000
#define regCOHER_DEST_BASE_1_DEFAULT                                              0x00000000
#define regPA_SC_VPORT_SCISSOR_0_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_0_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_1_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_1_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_2_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_2_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_3_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_3_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_4_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_4_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_5_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_5_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_6_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_6_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_7_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_7_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_8_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_8_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_9_TL_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_9_BR_DEFAULT                                       0x00000000
#define regPA_SC_VPORT_SCISSOR_10_TL_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_10_BR_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_11_TL_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_11_BR_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_12_TL_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_12_BR_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_13_TL_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_13_BR_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_14_TL_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_14_BR_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_15_TL_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_SCISSOR_15_BR_DEFAULT                                      0x00000000
#define regPA_SC_VPORT_ZMIN_0_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_0_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_1_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_1_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_2_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_2_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_3_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_3_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_4_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_4_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_5_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_5_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_6_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_6_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_7_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_7_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_8_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_8_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_9_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMAX_9_DEFAULT                                             0x00000000
#define regPA_SC_VPORT_ZMIN_10_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMAX_10_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMIN_11_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMAX_11_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMIN_12_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMAX_12_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMIN_13_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMAX_13_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMIN_14_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMAX_14_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMIN_15_DEFAULT                                            0x00000000
#define regPA_SC_VPORT_ZMAX_15_DEFAULT                                            0x00000000
#define regPA_SC_RASTER_CONFIG_DEFAULT                                            0x2a00126a
#define regPA_SC_RASTER_CONFIG_1_DEFAULT                                          0x00000000
#define regPA_SC_SCREEN_EXTENT_CONTROL_DEFAULT                                    0x00000000
#define regPA_SC_TILE_STEERING_OVERRIDE_DEFAULT                                   0x00000000
#define regCP_PERFMON_CNTX_CNTL_DEFAULT                                           0x00000000
#define regCP_PIPEID_DEFAULT                                                      0x00000000
#define regCP_RINGID_DEFAULT                                                      0x00000000
#define regCP_VMID_DEFAULT                                                        0x00000000
#define regCONTEXT_RESERVED_REG0_DEFAULT                                          0x00000000
#define regCONTEXT_RESERVED_REG1_DEFAULT                                          0x00000000
#define regPA_SC_VRS_OVERRIDE_CNTL_DEFAULT                                        0x00000000
#define regPA_SC_VRS_RATE_FEEDBACK_BASE_DEFAULT                                   0x00000000
#define regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT_DEFAULT                               0x00000000
#define regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY_DEFAULT                                0x00000000
#define regPA_SC_VRS_RATE_CACHE_CNTL_DEFAULT                                      0x00000000
#define regPA_SC_VRS_RATE_BASE_DEFAULT                                            0x00000000
#define regPA_SC_VRS_RATE_BASE_EXT_DEFAULT                                        0x00000000
#define regPA_SC_VRS_RATE_SIZE_XY_DEFAULT                                         0x00000000
#define regVGT_MULTI_PRIM_IB_RESET_INDX_DEFAULT                                   0x00000000
#define regCB_RMI_GL2_CACHE_CONTROL_DEFAULT                                       0x00000000
#define regCB_BLEND_RED_DEFAULT                                                   0x00000000
#define regCB_BLEND_GREEN_DEFAULT                                                 0x00000000
#define regCB_BLEND_BLUE_DEFAULT                                                  0x00000000
#define regCB_BLEND_ALPHA_DEFAULT                                                 0x00000000
#define regCB_FDCC_CONTROL_DEFAULT                                                0x00000000
#define regCB_COVERAGE_OUT_CONTROL_DEFAULT                                        0x00000000
#define regDB_STENCIL_CONTROL_DEFAULT                                             0x00000000
#define regDB_STENCILREFMASK_DEFAULT                                              0x00000000
#define regDB_STENCILREFMASK_BF_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XSCALE_DEFAULT                                             0x00000000
#define regPA_CL_VPORT_XOFFSET_DEFAULT                                            0x00000000
#define regPA_CL_VPORT_YSCALE_DEFAULT                                             0x00000000
#define regPA_CL_VPORT_YOFFSET_DEFAULT                                            0x00000000
#define regPA_CL_VPORT_ZSCALE_DEFAULT                                             0x00000000
#define regPA_CL_VPORT_ZOFFSET_DEFAULT                                            0x00000000
#define regPA_CL_VPORT_XSCALE_1_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_1_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_1_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_1_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_1_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_1_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_2_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_2_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_2_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_2_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_2_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_2_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_3_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_3_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_3_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_3_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_3_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_3_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_4_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_4_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_4_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_4_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_4_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_4_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_5_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_5_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_5_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_5_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_5_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_5_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_6_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_6_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_6_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_6_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_6_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_6_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_7_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_7_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_7_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_7_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_7_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_7_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_8_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_8_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_8_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_8_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_8_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_8_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_9_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_XOFFSET_9_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YSCALE_9_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_YOFFSET_9_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZSCALE_9_DEFAULT                                           0x00000000
#define regPA_CL_VPORT_ZOFFSET_9_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XSCALE_10_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XOFFSET_10_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_YSCALE_10_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YOFFSET_10_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_ZSCALE_10_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZOFFSET_10_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_XSCALE_11_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XOFFSET_11_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_YSCALE_11_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YOFFSET_11_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_ZSCALE_11_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZOFFSET_11_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_XSCALE_12_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XOFFSET_12_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_YSCALE_12_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YOFFSET_12_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_ZSCALE_12_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZOFFSET_12_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_XSCALE_13_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XOFFSET_13_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_YSCALE_13_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YOFFSET_13_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_ZSCALE_13_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZOFFSET_13_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_XSCALE_14_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XOFFSET_14_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_YSCALE_14_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YOFFSET_14_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_ZSCALE_14_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZOFFSET_14_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_XSCALE_15_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_XOFFSET_15_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_YSCALE_15_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_YOFFSET_15_DEFAULT                                         0x00000000
#define regPA_CL_VPORT_ZSCALE_15_DEFAULT                                          0x00000000
#define regPA_CL_VPORT_ZOFFSET_15_DEFAULT                                         0x00000000
#define regPA_CL_UCP_0_X_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_0_Y_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_0_Z_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_0_W_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_1_X_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_1_Y_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_1_Z_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_1_W_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_2_X_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_2_Y_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_2_Z_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_2_W_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_3_X_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_3_Y_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_3_Z_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_3_W_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_4_X_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_4_Y_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_4_Z_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_4_W_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_5_X_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_5_Y_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_5_Z_DEFAULT                                                  0x00000000
#define regPA_CL_UCP_5_W_DEFAULT                                                  0x00000000
#define regPA_CL_PROG_NEAR_CLIP_Z_DEFAULT                                         0x00000000
#define regPA_RATE_CNTL_DEFAULT                                                   0x00000000
#define regSPI_PS_INPUT_CNTL_0_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_1_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_2_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_3_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_4_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_5_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_6_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_7_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_8_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_9_DEFAULT                                            0x00000000
#define regSPI_PS_INPUT_CNTL_10_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_11_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_12_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_13_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_14_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_15_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_16_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_17_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_18_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_19_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_20_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_21_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_22_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_23_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_24_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_25_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_26_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_27_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_28_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_29_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_30_DEFAULT                                           0x00000000
#define regSPI_PS_INPUT_CNTL_31_DEFAULT                                           0x00000000
#define regSPI_VS_OUT_CONFIG_DEFAULT                                              0x00000000
#define regSPI_PS_INPUT_ENA_DEFAULT                                               0x00000000
#define regSPI_PS_INPUT_ADDR_DEFAULT                                              0x00000000
#define regSPI_INTERP_CONTROL_0_DEFAULT                                           0x00000000
#define regSPI_PS_IN_CONTROL_DEFAULT                                              0x00000000
#define regSPI_BARYC_CNTL_DEFAULT                                                 0x00000000
#define regSPI_TMPRING_SIZE_DEFAULT                                               0x00000000
#define regSPI_GFX_SCRATCH_BASE_LO_DEFAULT                                        0x00000000
#define regSPI_GFX_SCRATCH_BASE_HI_DEFAULT                                        0x00000000
#define regSPI_SHADER_IDX_FORMAT_DEFAULT                                          0x00000000
#define regSPI_SHADER_POS_FORMAT_DEFAULT                                          0x00000000
#define regSPI_SHADER_Z_FORMAT_DEFAULT                                            0x00000000
#define regSPI_SHADER_COL_FORMAT_DEFAULT                                          0x00000000
#define regSX_PS_DOWNCONVERT_CONTROL_DEFAULT                                      0x00000000
#define regSX_PS_DOWNCONVERT_DEFAULT                                              0x00000000
#define regSX_BLEND_OPT_EPSILON_DEFAULT                                           0x00000000
#define regSX_BLEND_OPT_CONTROL_DEFAULT                                           0x00000000
#define regSX_MRT0_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT1_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT2_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT3_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT4_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT5_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT6_BLEND_OPT_DEFAULT                                              0x00000000
#define regSX_MRT7_BLEND_OPT_DEFAULT                                              0x00000000
#define regCB_BLEND0_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND1_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND2_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND3_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND4_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND5_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND6_CONTROL_DEFAULT                                              0x00000000
#define regCB_BLEND7_CONTROL_DEFAULT                                              0x00000000
#define regGFX_COPY_STATE_DEFAULT                                                 0x00000000
#define regPA_CL_POINT_X_RAD_DEFAULT                                              0x00000000
#define regPA_CL_POINT_Y_RAD_DEFAULT                                              0x00000000
#define regPA_CL_POINT_SIZE_DEFAULT                                               0x00000000
#define regPA_CL_POINT_CULL_RAD_DEFAULT                                           0x00000000
#define regVGT_DMA_BASE_HI_DEFAULT                                                0x00000000
#define regVGT_DMA_BASE_DEFAULT                                                   0x00000000
#define regVGT_DRAW_INITIATOR_DEFAULT                                             0x00000000
#define regVGT_EVENT_ADDRESS_REG_DEFAULT                                          0x00000000
#define regGE_MAX_OUTPUT_PER_SUBGROUP_DEFAULT                                     0x00000000
#define regDB_DEPTH_CONTROL_DEFAULT                                               0x00000000
#define regDB_EQAA_DEFAULT                                                        0x00000000
#define regCB_COLOR_CONTROL_DEFAULT                                               0x00000000
#define regDB_SHADER_CONTROL_DEFAULT                                              0x00000000
#define regPA_CL_CLIP_CNTL_DEFAULT                                                0x00000000
#define regPA_SU_SC_MODE_CNTL_DEFAULT                                             0x00000000
#define regPA_CL_VTE_CNTL_DEFAULT                                                 0x00000000
#define regPA_CL_VS_OUT_CNTL_DEFAULT                                              0x00000000
#define regPA_CL_NANINF_CNTL_DEFAULT                                              0x00000000
#define regPA_SU_LINE_STIPPLE_CNTL_DEFAULT                                        0x00000000
#define regPA_SU_LINE_STIPPLE_SCALE_DEFAULT                                       0x00000000
#define regPA_SU_PRIM_FILTER_CNTL_DEFAULT                                         0x00000000
#define regPA_SU_SMALL_PRIM_FILTER_CNTL_DEFAULT                                   0x00000000
#define regPA_CL_NGG_CNTL_DEFAULT                                                 0x00000000
#define regPA_SU_OVER_RASTERIZATION_CNTL_DEFAULT                                  0x00000000
#define regPA_STEREO_CNTL_DEFAULT                                                 0x00000000
#define regPA_STATE_STEREO_X_DEFAULT                                              0x00000000
#define regPA_CL_VRS_CNTL_DEFAULT                                                 0x00000000
#define regPA_SU_POINT_SIZE_DEFAULT                                               0x00000000
#define regPA_SU_POINT_MINMAX_DEFAULT                                             0x00000000
#define regPA_SU_LINE_CNTL_DEFAULT                                                0x00000000
#define regPA_SC_LINE_STIPPLE_DEFAULT                                             0x00000000
#define regVGT_HOS_MAX_TESS_LEVEL_DEFAULT                                         0x00000000
#define regVGT_HOS_MIN_TESS_LEVEL_DEFAULT                                         0x00000000
#define regPA_SC_MODE_CNTL_0_DEFAULT                                              0x00000000
#define regPA_SC_MODE_CNTL_1_DEFAULT                                              0x06000000
#define regVGT_ENHANCE_DEFAULT                                                    0x00000000
#define regIA_ENHANCE_DEFAULT                                                     0x00000000
#define regVGT_DMA_SIZE_DEFAULT                                                   0x00000000
#define regVGT_DMA_MAX_SIZE_DEFAULT                                               0x00000000
#define regVGT_DMA_INDEX_TYPE_DEFAULT                                             0x00000000
#define regWD_ENHANCE_DEFAULT                                                     0x00000000
#define regVGT_PRIMITIVEID_EN_DEFAULT                                             0x00000000
#define regVGT_DMA_NUM_INSTANCES_DEFAULT                                          0x00000000
#define regVGT_PRIMITIVEID_RESET_DEFAULT                                          0x00000000
#define regVGT_EVENT_INITIATOR_DEFAULT                                            0x00000000
#define regVGT_DRAW_PAYLOAD_CNTL_DEFAULT                                          0x00000000
#define regVGT_ESGS_RING_ITEMSIZE_DEFAULT                                         0x00000000
#define regVGT_REUSE_OFF_DEFAULT                                                  0x00000000
#define regDB_HTILE_SURFACE_DEFAULT                                               0x00000000
#define regDB_SRESULTS_COMPARE_STATE0_DEFAULT                                     0x00000000
#define regDB_SRESULTS_COMPARE_STATE1_DEFAULT                                     0x00000000
#define regDB_PRELOAD_CONTROL_DEFAULT                                             0x00000000
#define regVGT_STRMOUT_DRAW_OPAQUE_OFFSET_DEFAULT                                 0x00000000
#define regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_DEFAULT                     0x00000000
#define regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_DEFAULT                          0x00000000
#define regVGT_GS_MAX_VERT_OUT_DEFAULT                                            0x00000000
#define regGE_NGG_SUBGRP_CNTL_DEFAULT                                             0x00000000
#define regVGT_TESS_DISTRIBUTION_DEFAULT                                          0x00000000
#define regVGT_SHADER_STAGES_EN_DEFAULT                                           0x00000000
#define regVGT_LS_HS_CONFIG_DEFAULT                                               0x00000000
#define regVGT_TF_PARAM_DEFAULT                                                   0x00000000
#define regDB_ALPHA_TO_MASK_DEFAULT                                               0x00000000
#define regPA_SU_POLY_OFFSET_DB_FMT_CNTL_DEFAULT                                  0x00000000
#define regPA_SU_POLY_OFFSET_CLAMP_DEFAULT                                        0x00000000
#define regPA_SU_POLY_OFFSET_FRONT_SCALE_DEFAULT                                  0x00000000
#define regPA_SU_POLY_OFFSET_FRONT_OFFSET_DEFAULT                                 0x00000000
#define regPA_SU_POLY_OFFSET_BACK_SCALE_DEFAULT                                   0x00000000
#define regPA_SU_POLY_OFFSET_BACK_OFFSET_DEFAULT                                  0x00000000
#define regVGT_GS_INSTANCE_CNT_DEFAULT                                            0x00000000
#define regPA_SC_CENTROID_PRIORITY_0_DEFAULT                                      0x00000000
#define regPA_SC_CENTROID_PRIORITY_1_DEFAULT                                      0x00000000
#define regPA_SC_LINE_CNTL_DEFAULT                                                0x00000000
#define regPA_SC_AA_CONFIG_DEFAULT                                                0x00000000
#define regPA_SU_VTX_CNTL_DEFAULT                                                 0x00000000
#define regPA_CL_GB_VERT_CLIP_ADJ_DEFAULT                                         0x00000000
#define regPA_CL_GB_VERT_DISC_ADJ_DEFAULT                                         0x00000000
#define regPA_CL_GB_HORZ_CLIP_ADJ_DEFAULT                                         0x00000000
#define regPA_CL_GB_HORZ_DISC_ADJ_DEFAULT                                         0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_DEFAULT                              0x00000000
#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_DEFAULT                              0x00000000
#define regPA_SC_AA_MASK_X0Y0_X1Y0_DEFAULT                                        0x00000000
#define regPA_SC_AA_MASK_X0Y1_X1Y1_DEFAULT                                        0x00000000
#define regPA_SC_SHADER_CONTROL_DEFAULT                                           0x00000000
#define regPA_SC_BINNER_CNTL_0_DEFAULT                                            0x00000000
#define regPA_SC_BINNER_CNTL_1_DEFAULT                                            0x00000000
#define regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_DEFAULT                          0x00000000
#define regPA_SC_NGG_MODE_CNTL_DEFAULT                                            0x00000000
#define regPA_SC_BINNER_CNTL_2_DEFAULT                                            0x00000000
#define regCB_COLOR0_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR0_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR0_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR0_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR0_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR0_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR1_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR1_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR1_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR1_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR1_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR1_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR2_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR2_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR2_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR2_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR2_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR2_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR3_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR3_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR3_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR3_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR3_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR3_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR4_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR4_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR4_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR4_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR4_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR4_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR5_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR5_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR5_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR5_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR5_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR5_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR6_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR6_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR6_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR6_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR6_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR6_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR7_BASE_DEFAULT                                                 0x00000000
#define regCB_COLOR7_VIEW_DEFAULT                                                 0x00000000
#define regCB_COLOR7_INFO_DEFAULT                                                 0x00000000
#define regCB_COLOR7_ATTRIB_DEFAULT                                               0x00000000
#define regCB_COLOR7_FDCC_CONTROL_DEFAULT                                         0x00000000
#define regCB_COLOR7_DCC_BASE_DEFAULT                                             0x00000000
#define regCB_COLOR0_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR1_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR2_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR3_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR4_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR5_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR6_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR7_BASE_EXT_DEFAULT                                             0x00000000
#define regCB_COLOR0_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR1_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR2_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR3_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR4_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR5_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR6_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR7_DCC_BASE_EXT_DEFAULT                                         0x00000000
#define regCB_COLOR0_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR1_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR2_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR3_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR4_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR5_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR6_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR7_ATTRIB2_DEFAULT                                              0x00000000
#define regCB_COLOR0_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR1_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR2_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR3_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR4_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR5_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR6_ATTRIB3_DEFAULT                                              0x00000000
#define regCB_COLOR7_ATTRIB3_DEFAULT                                              0x00000000


// addressBlock: gc_pfvf_cpdec
#define regCONFIG_RESERVED_REG0_DEFAULT                                           0x00000000
#define regCONFIG_RESERVED_REG1_DEFAULT                                           0x00000000
#define regCP_MEC_CNTL_DEFAULT                                                    0x50000000
#define regCP_ME_CNTL_DEFAULT                                                     0x15000000


// addressBlock: gc_pfvf_grbmdec
#define regGRBM_GFX_CNTL_DEFAULT                                                  0x00000000
#define regGRBM_NOWHERE_DEFAULT                                                   0x00000000


// addressBlock: gc_pfvf_padec
#define regPA_SC_VRS_SURFACE_CNTL_DEFAULT                                         0x42000000
#define regPA_SC_ENHANCE_DEFAULT                                                  0x08000009
#define regPA_SC_ENHANCE_1_DEFAULT                                                0x040c2000
#define regPA_SC_ENHANCE_2_DEFAULT                                                0x00000820
#define regPA_SC_ENHANCE_3_DEFAULT                                                0x00000180
#define regPA_SC_BINNER_CNTL_OVERRIDE_DEFAULT                                     0x08000000
#define regPA_SC_PBB_OVERRIDE_FLAG_DEFAULT                                        0x00000000
#define regPA_SC_DSM_CNTL_DEFAULT                                                 0x00000000
#define regPA_SC_TILE_STEERING_CREST_OVERRIDE_DEFAULT                             0x00000000
#define regPA_SC_FIFO_SIZE_DEFAULT                                                0x00000000
#define regPA_SC_IF_FIFO_SIZE_DEFAULT                                             0x00000000
#define regPA_SC_PACKER_WAVE_ID_CNTL_DEFAULT                                      0x00000000
#define regPA_SC_ATM_CNTL_DEFAULT                                                 0x00000000
#define regPA_SC_PKR_WAVE_TABLE_CNTL_DEFAULT                                      0x00000000
#define regPA_SC_FORCE_EOV_MAX_CNTS_DEFAULT                                       0x00ffffff
#define regPA_SC_BINNER_EVENT_CNTL_0_DEFAULT                                      0x842a4c02
#define regPA_SC_BINNER_EVENT_CNTL_1_DEFAULT                                      0x82000008
#define regPA_SC_BINNER_EVENT_CNTL_2_DEFAULT                                      0x1118aab8
#define regPA_SC_BINNER_EVENT_CNTL_3_DEFAULT                                      0xc2400024
#define regPA_SC_BINNER_TIMEOUT_COUNTER_DEFAULT                                   0x00000800
#define regPA_SC_BINNER_PERF_CNTL_0_DEFAULT                                       0x00000000
#define regPA_SC_BINNER_PERF_CNTL_1_DEFAULT                                       0x00000000
#define regPA_SC_BINNER_PERF_CNTL_2_DEFAULT                                       0x00000000
#define regPA_SC_BINNER_PERF_CNTL_3_DEFAULT                                       0x00000000
#define regPA_SC_P3D_TRAP_SCREEN_HV_LOCK_DEFAULT                                  0x00000000
#define regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_DEFAULT                                 0x00000000
#define regPA_SC_TRAP_SCREEN_HV_LOCK_DEFAULT                                      0x00000000
#define regPA_PH_INTERFACE_FIFO_SIZE_DEFAULT                                      0x00000034
#define regPA_PH_ENHANCE_DEFAULT                                                  0x00001000
#define regPA_SC_VRS_SURFACE_CNTL_1_DEFAULT                                       0x55488100


// addressBlock: gc_pfvfdec_rlc
#define regRLC_SAFE_MODE_DEFAULT                                                  0x00000000
#define regRLC_SPM_SAMPLE_CNT_DEFAULT                                             0x00000000
#define regRLC_SPM_MC_CNTL_DEFAULT                                                0x00000000
#define regRLC_SPM_INT_CNTL_DEFAULT                                               0x00000000
#define regRLC_SPM_INT_STATUS_DEFAULT                                             0x00000000
#define regRLC_SPM_INT_INFO_1_DEFAULT                                             0x00000000
#define regRLC_SPM_INT_INFO_2_DEFAULT                                             0x00ca0000
#define regRLC_CSIB_ADDR_LO_DEFAULT                                               0x00000000
#define regRLC_CSIB_ADDR_HI_DEFAULT                                               0x00000000
#define regRLC_CSIB_LENGTH_DEFAULT                                                0x00000000
#define regRLC_CP_SCHEDULERS_DEFAULT                                              0x00003038
#define regRLC_CP_EOF_INT_DEFAULT                                                 0x00000000
#define regRLC_CP_EOF_INT_CNT_DEFAULT                                             0x00000000
#define regRLC_SPARE_INT_0_DEFAULT                                                0x00000000
#define regRLC_SPARE_INT_1_DEFAULT                                                0x00000000
#define regRLC_SPARE_INT_2_DEFAULT                                                0x00000000
#define regRLC_PACE_SPARE_INT_DEFAULT                                             0x00000000
#define regRLC_PACE_SPARE_INT_1_DEFAULT                                           0x00000000
#define regRLC_RLCV_SPARE_INT_1_DEFAULT                                           0x00000000


// addressBlock: gc_pfvf_sqdec
#define regSQ_RUNTIME_CONFIG_DEFAULT                                              0x00000000
#define regSQ_DEBUG_STS_GLOBAL_DEFAULT                                            0x00000000
#define regSQ_DEBUG_STS_GLOBAL2_DEFAULT                                           0x00000000
#define regSH_MEM_BASES_DEFAULT                                                   0x00000000
#define regSH_MEM_CONFIG_DEFAULT                                                  0x0000c000
#define regSQ_DEBUG_DEFAULT                                                       0x00000000
#define regSQ_SHADER_TBA_LO_DEFAULT                                               0x00000000
#define regSQ_SHADER_TBA_HI_DEFAULT                                               0x00000000
#define regSQ_SHADER_TMA_LO_DEFAULT                                               0x00000000
#define regSQ_SHADER_TMA_HI_DEFAULT                                               0x00000000


// addressBlock: gc_pfonly_cpdec
#define regCP_DEBUG_2_DEFAULT                                                     0x00000000
#define regCP_FETCHER_SOURCE_DEFAULT                                              0x00000000


// addressBlock: gc_pfonly_cpphqddec
#define regCP_HPD_MES_ROQ_OFFSETS_DEFAULT                                         0x00400000
#define regCP_HPD_ROQ_OFFSETS_DEFAULT                                             0x00200604
#define regCP_HPD_STATUS0_DEFAULT                                                 0x01000000


// addressBlock: gc_rmi_rmidec
#define regRMI_GENERAL_CNTL_DEFAULT                                               0x01e00000
#define regRMI_GENERAL_CNTL1_DEFAULT                                              0x00000201
#define regRMI_GENERAL_STATUS_DEFAULT                                             0x00000000
#define regRMI_SUBBLOCK_STATUS0_DEFAULT                                           0x00000000
#define regRMI_SUBBLOCK_STATUS1_DEFAULT                                           0x00000000
#define regRMI_SUBBLOCK_STATUS2_DEFAULT                                           0x00000000
#define regRMI_SUBBLOCK_STATUS3_DEFAULT                                           0x00000000
#define regRMI_XBAR_CONFIG_DEFAULT                                                0x00000000
#define regRMI_PROBE_POP_LOGIC_CNTL_DEFAULT                                       0x000300c0
#define regRMI_UTC_XNACK_N_MISC_CNTL_DEFAULT                                      0x00000564
#define regRMI_DEMUX_CNTL_DEFAULT                                                 0x02000200
#define regRMI_UTCL1_CNTL1_DEFAULT                                                0x00020000
#define regRMI_UTCL1_CNTL2_DEFAULT                                                0x00010000
#define regRMI_UTC_UNIT_CONFIG_DEFAULT                                            0x00000000
#define regRMI_TCIW_FORMATTER0_CNTL_DEFAULT                                       0x00040000
#define regRMI_TCIW_FORMATTER1_CNTL_DEFAULT                                       0x4004001e
#define regRMI_SCOREBOARD_CNTL_DEFAULT                                            0x001ffe00
#define regRMI_SCOREBOARD_STATUS0_DEFAULT                                         0x00000000
#define regRMI_SCOREBOARD_STATUS1_DEFAULT                                         0x00000000
#define regRMI_SCOREBOARD_STATUS2_DEFAULT                                         0x00000000
#define regRMI_XBAR_ARBITER_CONFIG_DEFAULT                                        0x08000000
#define regRMI_XBAR_ARBITER_CONFIG_1_DEFAULT                                      0x0000ffff
#define regRMI_CLOCK_CNTRL_DEFAULT                                                0x00008822
#define regRMI_UTCL1_STATUS_DEFAULT                                               0x00000000
#define regRMI_RB_GLX_CID_MAP_DEFAULT                                             0xbcaa9987
#define regRMI_SPARE_DEFAULT                                                      0xffff3100
#define regRMI_SPARE_1_DEFAULT                                                    0x00000a00
#define regRMI_SPARE_2_DEFAULT                                                    0x00000000
#define regCC_RMI_REDUNDANCY_DEFAULT                                              0x00000010


// addressBlock: gc_pfonly_didtdec
#define regDIDT_INDEX_AUTO_INCR_EN_DEFAULT                                        0x00000001
#define regDIDT_EDC_CTRL_DEFAULT                                                  0x00003800
#define regDIDT_EDC_THROTTLE_CTRL_DEFAULT                                         0x00000010
#define regDIDT_EDC_THRESHOLD_DEFAULT                                             0x00000000
#define regDIDT_EDC_STALL_PATTERN_1_2_DEFAULT                                     0x01010001
#define regDIDT_EDC_STALL_PATTERN_3_4_DEFAULT                                     0x11110421
#define regDIDT_EDC_STALL_PATTERN_5_6_DEFAULT                                     0x25291249
#define regDIDT_EDC_STALL_PATTERN_7_DEFAULT                                       0x00002aaa
#define regDIDT_EDC_STATUS_DEFAULT                                                0x00000000
#define regDIDT_EDC_DYNAMIC_THRESHOLD_RO_DEFAULT                                  0x00000000
#define regDIDT_EDC_OVERFLOW_DEFAULT                                              0x00000000
#define regDIDT_EDC_ROLLING_POWER_DELTA_DEFAULT                                   0x00000000
#define regDIDT_IND_INDEX_DEFAULT                                                 0x00000000
#define regDIDT_IND_DATA_DEFAULT                                                  0x00000000


// addressBlock: gc_pfonly_spidec
#define regSPI_GDBG_WAVE_CNTL_DEFAULT                                             0x00000000
#define regSPI_GDBG_TRAP_CONFIG_DEFAULT                                           0x00000000
#define regSPI_GDBG_WAVE_CNTL3_DEFAULT                                            0x00000000
#define regSPI_ARB_CNTL_0_DEFAULT                                                 0x00000000
#define regSPI_FEATURE_CTRL_DEFAULT                                               0x000013e0
#define regSPI_SHADER_RSRC_LIMIT_CTRL_DEFAULT                                     0x00000000
#define regSPI_COMPUTE_WF_CTX_SAVE_STATUS_DEFAULT                                 0x00000000


// addressBlock: gc_pfonly_utcl1dec
#define regUTCL1_CTRL_0_DEFAULT                                                   0x00001168
#define regUTCL1_UTCL0_INVREQ_DISABLE_DEFAULT                                     0x00000000
#define regUTCL1_CTRL_2_DEFAULT                                                   0x0000060f
#define regUTCL1_FIFO_SIZING_DEFAULT                                              0x00000003
#define regGCRD_SA0_TARGETS_DISABLE_DEFAULT                                       0x00000000
#define regGCRD_SA1_TARGETS_DISABLE_DEFAULT                                       0x00000000
#define regGCRD_CREDIT_SAFE_DEFAULT                                               0x00000044


// addressBlock: gc_pfonly_pmmdec
#define regGCR_GENERAL_CNTL_DEFAULT                                               0x00f00400
#define regGCR_CMD_STATUS_DEFAULT                                                 0x00000000
#define regGCR_SPARE_DEFAULT                                                      0x00482d00
#define regPMM_CNTL2_DEFAULT                                                      0x60000000


// addressBlock: gc_pfonly_tcpdec
#define regTCP_INVALIDATE_DEFAULT                                                 0x00000000
#define regTCP_STATUS_DEFAULT                                                     0x00000000
#define regTCP_CNTL2_DEFAULT                                                      0x0000200a
#define regTCP_DEBUG_INDEX_DEFAULT                                                0x00000000
#define regTCP_DEBUG_DATA_DEFAULT                                                 0x00000000


// addressBlock: gc_pfonly_gdsdec
#define regGDS_ENHANCE2_DEFAULT                                                   0x00000000
#define regGDS_OA_CGPG_RESTORE_DEFAULT                                            0x00000000


// addressBlock: gc_sedcdec
#define regSEDC_GL1_GL2_OVERRIDES_DEFAULT                                         0x00002828


// addressBlock: gc_pfonly_gccacdec
#define regGC_CAC_CTRL_1_DEFAULT                                                  0x00000108
#define regGC_CAC_CTRL_2_DEFAULT                                                  0x00007fc4
#define regGC_CAC_AGGR_LOWER_DEFAULT                                              0x00000000
#define regGC_CAC_AGGR_UPPER_DEFAULT                                              0x00000000
#define regSE0_CAC_AGGR_LOWER_DEFAULT                                             0x00000000
#define regSE0_CAC_AGGR_UPPER_DEFAULT                                             0x00000000
#define regSE1_CAC_AGGR_LOWER_DEFAULT                                             0x00000000
#define regSE1_CAC_AGGR_UPPER_DEFAULT                                             0x00000000
#define regSE2_CAC_AGGR_LOWER_DEFAULT                                             0x00000000
#define regSE2_CAC_AGGR_UPPER_DEFAULT                                             0x00000000
#define regSE3_CAC_AGGR_LOWER_DEFAULT                                             0x00000000
#define regSE3_CAC_AGGR_UPPER_DEFAULT                                             0x00000000
#define regSE4_CAC_AGGR_LOWER_DEFAULT                                             0x00000000
#define regSE4_CAC_AGGR_UPPER_DEFAULT                                             0x00000000
#define regSE5_CAC_AGGR_LOWER_DEFAULT                                             0x00000000
#define regSE5_CAC_AGGR_UPPER_DEFAULT                                             0x00000000
#define regGC_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                       0x00000000
#define regSE0_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                      0x00000000
#define regSE1_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                      0x00000000
#define regSE2_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                      0x00000000
#define regSE3_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                      0x00000000
#define regSE4_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                      0x00000000
#define regSE5_CAC_AGGR_GFXCLK_CYCLE_DEFAULT                                      0x00000000
#define regGC_EDC_CTRL_DEFAULT                                                    0x00007800
#define regGC_EDC_THRESHOLD_DEFAULT                                               0x00000000
#define regGC_EDC_STRETCH_CTRL_DEFAULT                                            0x00000000
#define regGC_EDC_STRETCH_THRESHOLD_DEFAULT                                       0x00000000
#define regEDC_HYSTERESIS_CNTL_DEFAULT                                            0x00018001
#define regGC_THROTTLE_CTRL_DEFAULT                                               0x00002040
#define regGC_THROTTLE_CTRL1_DEFAULT                                              0x00cc0660
#define regPCC_STALL_PATTERN_CTRL_DEFAULT                                         0x07fa0401
#define regPWRBRK_STALL_PATTERN_CTRL_DEFAULT                                      0x00fa0401
#define regPCC_STALL_PATTERN_1_2_DEFAULT                                          0x00000000
#define regPCC_STALL_PATTERN_3_4_DEFAULT                                          0x00000000
#define regPCC_STALL_PATTERN_5_6_DEFAULT                                          0x00000000
#define regPCC_STALL_PATTERN_7_DEFAULT                                            0x00000000
#define regPWRBRK_STALL_PATTERN_1_2_DEFAULT                                       0x00000000
#define regPWRBRK_STALL_PATTERN_3_4_DEFAULT                                       0x00000000
#define regPWRBRK_STALL_PATTERN_5_6_DEFAULT                                       0x00000000
#define regPWRBRK_STALL_PATTERN_7_DEFAULT                                         0x00000000
#define regDIDT_STALL_PATTERN_CTRL_DEFAULT                                        0x000000f8
#define regDIDT_STALL_PATTERN_1_2_DEFAULT                                         0x00000000
#define regDIDT_STALL_PATTERN_3_4_DEFAULT                                         0x00000000
#define regDIDT_STALL_PATTERN_5_6_DEFAULT                                         0x00000000
#define regDIDT_STALL_PATTERN_7_DEFAULT                                           0x00000000
#define regPCC_PWRBRK_HYSTERESIS_CTRL_DEFAULT                                     0x00000000
#define regEDC_STRETCH_PERF_COUNTER_DEFAULT                                       0x00000000
#define regEDC_UNSTRETCH_PERF_COUNTER_DEFAULT                                     0x00000000
#define regEDC_STRETCH_NUM_PERF_COUNTER_DEFAULT                                   0x00000000
#define regGC_EDC_STATUS_DEFAULT                                                  0x00000000
#define regGC_EDC_OVERFLOW_DEFAULT                                                0x00000000
#define regGC_EDC_ROLLING_POWER_DELTA_DEFAULT                                     0x00000000
#define regGC_THROTTLE_STATUS_DEFAULT                                             0x00000000
#define regEDC_PERF_COUNTER_DEFAULT                                               0x00000000
#define regPCC_PERF_COUNTER_DEFAULT                                               0x00000000
#define regPWRBRK_PERF_COUNTER_DEFAULT                                            0x00000000
#define regEDC_HYSTERESIS_STAT_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_CP_0_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_CP_1_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_EA_0_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_EA_1_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_EA_2_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_UTCL2_ROUTER_0_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_ROUTER_1_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_ROUTER_2_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_ROUTER_3_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_ROUTER_4_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_VML2_0_DEFAULT                                     0x00000000
#define regGC_CAC_WEIGHT_UTCL2_VML2_1_DEFAULT                                     0x00000000
#define regGC_CAC_WEIGHT_UTCL2_VML2_2_DEFAULT                                     0x00000000
#define regGC_CAC_WEIGHT_UTCL2_WALKER_0_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_WALKER_1_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_UTCL2_WALKER_2_DEFAULT                                   0x00000000
#define regGC_CAC_WEIGHT_GDS_0_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GDS_1_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GDS_2_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GE_0_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_GE_1_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_GE_2_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_GE_3_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_GE_4_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_GE_5_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_GE_6_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_PMM_0_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GL2C_0_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_GL2C_1_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_GL2C_2_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_PH_0_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_PH_1_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_PH_2_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_PH_3_DEFAULT                                             0x00000000
#define regGC_CAC_WEIGHT_SDMA_0_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_SDMA_1_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_SDMA_2_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_SDMA_3_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_SDMA_4_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_SDMA_5_DEFAULT                                           0x00000000
#define regGC_CAC_WEIGHT_CHC_0_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_CHC_1_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GUS_0_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GUS_1_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_RLC_0_DEFAULT                                            0x00000000
#define regGC_CAC_WEIGHT_GRBM_0_DEFAULT                                           0x00000000
#define regGC_EDC_CLK_MONITOR_CTRL_DEFAULT                                        0x00000000
#define regGC_CAC_IND_INDEX_DEFAULT                                               0x00000000
#define regGC_CAC_IND_DATA_DEFAULT                                                0x00000000
#define regSE_CAC_CTRL_1_DEFAULT                                                  0x00000108
#define regSE_CAC_CTRL_2_DEFAULT                                                  0x00000008
#define regSE_CAC_WEIGHT_TA_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TD_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TD_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TD_2_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TD_3_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TD_4_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TD_5_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_TCP_0_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_TCP_1_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_TCP_2_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_TCP_3_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_SQ_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SQ_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SQ_2_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SP_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SP_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_LDS_0_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_LDS_1_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_LDS_2_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_LDS_3_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_SQC_0_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_SQC_1_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_CU_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_BCI_0_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_CB_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_2_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_3_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_4_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_5_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_6_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_7_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_8_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_9_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_CB_10_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_CB_11_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_DB_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_DB_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_DB_2_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_DB_3_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_DB_4_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_RMI_0_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_RMI_1_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_SX_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SXRB_0_DEFAULT                                           0x00000000
#define regSE_CAC_WEIGHT_UTCL1_0_DEFAULT                                          0x00000000
#define regSE_CAC_WEIGHT_GL1C_0_DEFAULT                                           0x00000000
#define regSE_CAC_WEIGHT_GL1C_1_DEFAULT                                           0x00000000
#define regSE_CAC_WEIGHT_GL1C_2_DEFAULT                                           0x00000000
#define regSE_CAC_WEIGHT_SPI_0_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_SPI_1_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_SPI_2_DEFAULT                                            0x00000000
#define regSE_CAC_WEIGHT_PC_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_PA_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_PA_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_PA_2_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_PA_3_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SC_0_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SC_1_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SC_2_DEFAULT                                             0x00000000
#define regSE_CAC_WEIGHT_SC_3_DEFAULT                                             0x00000000
#define regSE_CAC_WINDOW_AGGR_VALUE_DEFAULT                                       0x00000000
#define regSE_CAC_WINDOW_GFXCLK_CYCLE_DEFAULT                                     0x00000000
#define regSE_CAC_IND_INDEX_DEFAULT                                               0x00000000
#define regSE_CAC_IND_DATA_DEFAULT                                                0x00000000


// addressBlock: gc_pfonly2_spidec
#define regSPI_RESOURCE_RESERVE_CU_0_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_1_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_2_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_3_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_4_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_5_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_6_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_7_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_8_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_9_DEFAULT                                      0x00000000
#define regSPI_RESOURCE_RESERVE_CU_10_DEFAULT                                     0x00000000
#define regSPI_RESOURCE_RESERVE_CU_11_DEFAULT                                     0x00000000
#define regSPI_RESOURCE_RESERVE_CU_12_DEFAULT                                     0x00000000
#define regSPI_RESOURCE_RESERVE_CU_13_DEFAULT                                     0x00000000
#define regSPI_RESOURCE_RESERVE_CU_14_DEFAULT                                     0x00000000
#define regSPI_RESOURCE_RESERVE_CU_15_DEFAULT                                     0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_0_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_1_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_2_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_3_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_4_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_5_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_6_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_7_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_8_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_9_DEFAULT                                   0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_10_DEFAULT                                  0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_11_DEFAULT                                  0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_12_DEFAULT                                  0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_13_DEFAULT                                  0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_14_DEFAULT                                  0x00000000
#define regSPI_RESOURCE_RESERVE_EN_CU_15_DEFAULT                                  0x00000000


// addressBlock: gc_gfxudec
#define regCP_EOP_DONE_ADDR_LO_DEFAULT                                            0x00000000
#define regCP_EOP_DONE_ADDR_HI_DEFAULT                                            0x00000000
#define regCP_EOP_DONE_DATA_LO_DEFAULT                                            0x00000000
#define regCP_EOP_DONE_DATA_HI_DEFAULT                                            0x00000000
#define regCP_EOP_LAST_FENCE_LO_DEFAULT                                           0x00000000
#define regCP_EOP_LAST_FENCE_HI_DEFAULT                                           0x00000000
#define regCP_PIPE_STATS_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_PIPE_STATS_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_VGT_IAVERT_COUNT_LO_DEFAULT                                         0x00000000
#define regCP_VGT_IAVERT_COUNT_HI_DEFAULT                                         0x00000000
#define regCP_VGT_IAPRIM_COUNT_LO_DEFAULT                                         0x00000000
#define regCP_VGT_IAPRIM_COUNT_HI_DEFAULT                                         0x00000000
#define regCP_VGT_GSPRIM_COUNT_LO_DEFAULT                                         0x00000000
#define regCP_VGT_GSPRIM_COUNT_HI_DEFAULT                                         0x00000000
#define regCP_VGT_VSINVOC_COUNT_LO_DEFAULT                                        0x00000000
#define regCP_VGT_VSINVOC_COUNT_HI_DEFAULT                                        0x00000000
#define regCP_VGT_GSINVOC_COUNT_LO_DEFAULT                                        0x00000000
#define regCP_VGT_GSINVOC_COUNT_HI_DEFAULT                                        0x00000000
#define regCP_VGT_HSINVOC_COUNT_LO_DEFAULT                                        0x00000000
#define regCP_VGT_HSINVOC_COUNT_HI_DEFAULT                                        0x00000000
#define regCP_VGT_DSINVOC_COUNT_LO_DEFAULT                                        0x00000000
#define regCP_VGT_DSINVOC_COUNT_HI_DEFAULT                                        0x00000000
#define regCP_PA_CINVOC_COUNT_LO_DEFAULT                                          0x00000000
#define regCP_PA_CINVOC_COUNT_HI_DEFAULT                                          0x00000000
#define regCP_PA_CPRIM_COUNT_LO_DEFAULT                                           0x00000000
#define regCP_PA_CPRIM_COUNT_HI_DEFAULT                                           0x00000000
#define regCP_SC_PSINVOC_COUNT0_LO_DEFAULT                                        0x00000000
#define regCP_SC_PSINVOC_COUNT0_HI_DEFAULT                                        0x00000000
#define regCP_SC_PSINVOC_COUNT1_LO_DEFAULT                                        0x00000000
#define regCP_SC_PSINVOC_COUNT1_HI_DEFAULT                                        0x00000000
#define regCP_VGT_CSINVOC_COUNT_LO_DEFAULT                                        0x00000000
#define regCP_VGT_CSINVOC_COUNT_HI_DEFAULT                                        0x00000000
#define regCP_VGT_ASINVOC_COUNT_LO_DEFAULT                                        0x00000000
#define regCP_VGT_ASINVOC_COUNT_HI_DEFAULT                                        0x00000000
#define regCP_PIPE_STATS_CONTROL_DEFAULT                                          0x00000000
#define regSCRATCH_REG0_DEFAULT                                                   0x00000000
#define regSCRATCH_REG1_DEFAULT                                                   0x00000000
#define regSCRATCH_REG2_DEFAULT                                                   0x00000000
#define regSCRATCH_REG3_DEFAULT                                                   0x00000000
#define regSCRATCH_REG4_DEFAULT                                                   0x00000000
#define regSCRATCH_REG5_DEFAULT                                                   0x00000000
#define regSCRATCH_REG6_DEFAULT                                                   0x00000000
#define regSCRATCH_REG7_DEFAULT                                                   0x00000000
#define regSCRATCH_REG_ATOMIC_DEFAULT                                             0x00000000
#define regSCRATCH_REG_CMPSWAP_ATOMIC_DEFAULT                                     0x00000000
#define regCP_APPEND_DDID_CNT_DEFAULT                                             0x00000000
#define regCP_APPEND_DATA_HI_DEFAULT                                              0x00000000
#define regCP_APPEND_LAST_CS_FENCE_HI_DEFAULT                                     0x00000000
#define regCP_APPEND_LAST_PS_FENCE_HI_DEFAULT                                     0x00000000
#define regCP_PFP_ATOMIC_PREOP_LO_DEFAULT                                         0x00000000
#define regCP_PFP_ATOMIC_PREOP_HI_DEFAULT                                         0x00000000
#define regCP_PFP_GDS_ATOMIC0_PREOP_LO_DEFAULT                                    0x00000000
#define regCP_PFP_GDS_ATOMIC0_PREOP_HI_DEFAULT                                    0x00000000
#define regCP_PFP_GDS_ATOMIC1_PREOP_LO_DEFAULT                                    0x00000000
#define regCP_PFP_GDS_ATOMIC1_PREOP_HI_DEFAULT                                    0x00000000
#define regCP_APPEND_ADDR_LO_DEFAULT                                              0x00000000
#define regCP_APPEND_ADDR_HI_DEFAULT                                              0x00000000
#define regCP_APPEND_DATA_DEFAULT                                                 0x00000000
#define regCP_APPEND_DATA_LO_DEFAULT                                              0x00000000
#define regCP_APPEND_LAST_CS_FENCE_DEFAULT                                        0x00000000
#define regCP_APPEND_LAST_CS_FENCE_LO_DEFAULT                                     0x00000000
#define regCP_APPEND_LAST_PS_FENCE_DEFAULT                                        0x00000000
#define regCP_APPEND_LAST_PS_FENCE_LO_DEFAULT                                     0x00000000
#define regCP_ATOMIC_PREOP_LO_DEFAULT                                             0x00000000
#define regCP_ME_ATOMIC_PREOP_LO_DEFAULT                                          0x00000000
#define regCP_ATOMIC_PREOP_HI_DEFAULT                                             0x00000000
#define regCP_ME_ATOMIC_PREOP_HI_DEFAULT                                          0x00000000
#define regCP_GDS_ATOMIC0_PREOP_LO_DEFAULT                                        0x00000000
#define regCP_ME_GDS_ATOMIC0_PREOP_LO_DEFAULT                                     0x00000000
#define regCP_GDS_ATOMIC0_PREOP_HI_DEFAULT                                        0x00000000
#define regCP_ME_GDS_ATOMIC0_PREOP_HI_DEFAULT                                     0x00000000
#define regCP_GDS_ATOMIC1_PREOP_LO_DEFAULT                                        0x00000000
#define regCP_ME_GDS_ATOMIC1_PREOP_LO_DEFAULT                                     0x00000000
#define regCP_GDS_ATOMIC1_PREOP_HI_DEFAULT                                        0x00000000
#define regCP_ME_GDS_ATOMIC1_PREOP_HI_DEFAULT                                     0x00000000
#define regCP_ME_MC_WADDR_LO_DEFAULT                                              0x00000000
#define regCP_ME_MC_WADDR_HI_DEFAULT                                              0x00000000
#define regCP_ME_MC_WDATA_LO_DEFAULT                                              0x00000000
#define regCP_ME_MC_WDATA_HI_DEFAULT                                              0x00000000
#define regCP_ME_MC_RADDR_LO_DEFAULT                                              0x00000000
#define regCP_ME_MC_RADDR_HI_DEFAULT                                              0x80000000
#define regCP_SEM_WAIT_TIMER_DEFAULT                                              0x00000000
#define regCP_SIG_SEM_ADDR_LO_DEFAULT                                             0x00000000
#define regCP_SIG_SEM_ADDR_HI_DEFAULT                                             0x00000000
#define regCP_WAIT_REG_MEM_TIMEOUT_DEFAULT                                        0x00000000
#define regCP_WAIT_SEM_ADDR_LO_DEFAULT                                            0x00000000
#define regCP_WAIT_SEM_ADDR_HI_DEFAULT                                            0x00000000
#define regCP_DMA_PFP_CONTROL_DEFAULT                                             0x00000000
#define regCP_DMA_ME_CONTROL_DEFAULT                                              0x00000000
#define regCP_DMA_ME_SRC_ADDR_DEFAULT                                             0x00000000
#define regCP_DMA_ME_SRC_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_ME_DST_ADDR_DEFAULT                                             0x00000000
#define regCP_DMA_ME_DST_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_ME_COMMAND_DEFAULT                                              0x00000000
#define regCP_DMA_PFP_SRC_ADDR_DEFAULT                                            0x00000000
#define regCP_DMA_PFP_SRC_ADDR_HI_DEFAULT                                         0x00000000
#define regCP_DMA_PFP_DST_ADDR_DEFAULT                                            0x00000000
#define regCP_DMA_PFP_DST_ADDR_HI_DEFAULT                                         0x00000000
#define regCP_DMA_PFP_COMMAND_DEFAULT                                             0x00000000
#define regCP_DMA_CNTL_DEFAULT                                                    0x10100020
#define regCP_DMA_READ_TAGS_DEFAULT                                               0x00000000
#define regCP_PFP_IB_CONTROL_DEFAULT                                              0x00000000
#define regCP_PFP_LOAD_CONTROL_DEFAULT                                            0x00000000
#define regCP_SCRATCH_INDEX_DEFAULT                                               0x00000000
#define regCP_SCRATCH_DATA_DEFAULT                                                0x00000000
#define regCP_RB_OFFSET_DEFAULT                                                   0x00000000
#define regCP_IB2_OFFSET_DEFAULT                                                  0x00000000
#define regCP_IB2_PREAMBLE_BEGIN_DEFAULT                                          0x00000000
#define regCP_IB2_PREAMBLE_END_DEFAULT                                            0x00000000
#define regCP_DMA_ME_CMD_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_DMA_ME_CMD_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_DMA_PFP_CMD_ADDR_LO_DEFAULT                                         0x00000000
#define regCP_DMA_PFP_CMD_ADDR_HI_DEFAULT                                         0x00000000
#define regCP_APPEND_CMD_ADDR_LO_DEFAULT                                          0x00000000
#define regCP_APPEND_CMD_ADDR_HI_DEFAULT                                          0x00000000
#define regUCONFIG_RESERVED_REG0_DEFAULT                                          0x00000000
#define regUCONFIG_RESERVED_REG1_DEFAULT                                          0x00000000
#define regCP_PA_MSPRIM_COUNT_LO_DEFAULT                                          0x00000000
#define regCP_PA_MSPRIM_COUNT_HI_DEFAULT                                          0x00000000
#define regCP_GE_MSINVOC_COUNT_LO_DEFAULT                                         0x00000000
#define regCP_GE_MSINVOC_COUNT_HI_DEFAULT                                         0x00000000
#define regCP_IB2_CMD_BUFSZ_DEFAULT                                               0x00000000
#define regCP_ST_CMD_BUFSZ_DEFAULT                                                0x00000000
#define regCP_IB2_BASE_LO_DEFAULT                                                 0x00000000
#define regCP_IB2_BASE_HI_DEFAULT                                                 0x00000000
#define regCP_IB2_BUFSZ_DEFAULT                                                   0x00000000
#define regCP_ST_BASE_LO_DEFAULT                                                  0x00000000
#define regCP_ST_BASE_HI_DEFAULT                                                  0x00000000
#define regCP_ST_BUFSZ_DEFAULT                                                    0x00000000
#define regCP_EOP_DONE_EVENT_CNTL_DEFAULT                                         0x00000000
#define regCP_EOP_DONE_DATA_CNTL_DEFAULT                                          0x00000000
#define regCP_EOP_DONE_CNTX_ID_DEFAULT                                            0x00000000
#define regCP_DB_BASE_LO_DEFAULT                                                  0x00000000
#define regCP_DB_BASE_HI_DEFAULT                                                  0x00000000
#define regCP_DB_BUFSZ_DEFAULT                                                    0x00000000
#define regCP_DB_CMD_BUFSZ_DEFAULT                                                0x00000000
#define regCP_PFP_COMPLETION_STATUS_DEFAULT                                       0x00000000
#define regCP_PRED_NOT_VISIBLE_DEFAULT                                            0x00000000
#define regCP_PFP_METADATA_BASE_ADDR_DEFAULT                                      0x00000000
#define regCP_PFP_METADATA_BASE_ADDR_HI_DEFAULT                                   0x00000000
#define regCP_DRAW_INDX_INDR_ADDR_DEFAULT                                         0x00000000
#define regCP_DRAW_INDX_INDR_ADDR_HI_DEFAULT                                      0x00000000
#define regCP_DISPATCH_INDR_ADDR_DEFAULT                                          0x00000000
#define regCP_DISPATCH_INDR_ADDR_HI_DEFAULT                                       0x00000000
#define regCP_INDEX_BASE_ADDR_DEFAULT                                             0x00000000
#define regCP_INDEX_BASE_ADDR_HI_DEFAULT                                          0x00000000
#define regCP_INDEX_TYPE_DEFAULT                                                  0x00000000
#define regCP_GDS_BKUP_ADDR_DEFAULT                                               0x00000000
#define regCP_GDS_BKUP_ADDR_HI_DEFAULT                                            0x00000000
#define regCP_SAMPLE_STATUS_DEFAULT                                               0x00000000
#define regCP_ME_COHER_CNTL_DEFAULT                                               0x00000000
#define regCP_ME_COHER_SIZE_DEFAULT                                               0x00000000
#define regCP_ME_COHER_SIZE_HI_DEFAULT                                            0x00000000
#define regCP_ME_COHER_BASE_DEFAULT                                               0x00000000
#define regCP_ME_COHER_BASE_HI_DEFAULT                                            0x00000000
#define regCP_ME_COHER_STATUS_DEFAULT                                             0x00000000
#define regRLC_GPM_PERF_COUNT_0_DEFAULT                                           0x00000000
#define regRLC_GPM_PERF_COUNT_1_DEFAULT                                           0x00000000
#define regGRBM_GFX_INDEX_DEFAULT                                                 0xe0000000
#define regVGT_PRIMITIVE_TYPE_DEFAULT                                             0x00000000
#define regVGT_INDEX_TYPE_DEFAULT                                                 0x00000000
#define regGE_MIN_VTX_INDX_DEFAULT                                                0x00000000
#define regGE_INDX_OFFSET_DEFAULT                                                 0x00000000
#define regGE_MULTI_PRIM_IB_RESET_EN_DEFAULT                                      0x00000000
#define regVGT_NUM_INDICES_DEFAULT                                                0x00000000
#define regVGT_NUM_INSTANCES_DEFAULT                                              0x00000000
#define regVGT_TF_RING_SIZE_DEFAULT                                               0x00003000
#define regVGT_HS_OFFCHIP_PARAM_DEFAULT                                           0x00000000
#define regVGT_TF_MEMORY_BASE_DEFAULT                                             0x00000000
#define regGE_MAX_VTX_INDX_DEFAULT                                                0x00000000
#define regVGT_INSTANCE_BASE_ID_DEFAULT                                           0x00000000
#define regGE_CNTL_DEFAULT                                                        0x00000000
#define regGE_USER_VGPR1_DEFAULT                                                  0x00000000
#define regGE_USER_VGPR2_DEFAULT                                                  0x00000000
#define regGE_USER_VGPR3_DEFAULT                                                  0x00000000
#define regGE_STEREO_CNTL_DEFAULT                                                 0x00000000
#define regGE_PC_ALLOC_DEFAULT                                                    0x00000000
#define regVGT_TF_MEMORY_BASE_HI_DEFAULT                                          0x00000000
#define regGE_USER_VGPR_EN_DEFAULT                                                0x00000000
#define regGE_GS_FAST_LAUNCH_WG_DIM_DEFAULT                                       0x00000000
#define regGE_GS_FAST_LAUNCH_WG_DIM_1_DEFAULT                                     0x00000000
#define regVGT_GS_OUT_PRIM_TYPE_DEFAULT                                           0x00000000
#define regPA_SU_LINE_STIPPLE_VALUE_DEFAULT                                       0x00000000
#define regPA_SC_LINE_STIPPLE_STATE_DEFAULT                                       0x00000000
#define regPA_SC_SCREEN_EXTENT_MIN_0_DEFAULT                                      0x7fff7fff
#define regPA_SC_SCREEN_EXTENT_MAX_0_DEFAULT                                      0x80008000
#define regPA_SC_SCREEN_EXTENT_MIN_1_DEFAULT                                      0x7fff7fff
#define regPA_SC_SCREEN_EXTENT_MAX_1_DEFAULT                                      0x80008000
#define regPA_SC_P3D_TRAP_SCREEN_HV_EN_DEFAULT                                    0x00000000
#define regPA_SC_P3D_TRAP_SCREEN_H_DEFAULT                                        0x00000000
#define regPA_SC_P3D_TRAP_SCREEN_V_DEFAULT                                        0x00000000
#define regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_DEFAULT                               0x00000000
#define regPA_SC_P3D_TRAP_SCREEN_COUNT_DEFAULT                                    0x00000000
#define regPA_SC_HP3D_TRAP_SCREEN_HV_EN_DEFAULT                                   0x00000000
#define regPA_SC_HP3D_TRAP_SCREEN_H_DEFAULT                                       0x00000000
#define regPA_SC_HP3D_TRAP_SCREEN_V_DEFAULT                                       0x00000000
#define regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_DEFAULT                              0x00000000
#define regPA_SC_HP3D_TRAP_SCREEN_COUNT_DEFAULT                                   0x00000000
#define regPA_SC_TRAP_SCREEN_HV_EN_DEFAULT                                        0x00000000
#define regPA_SC_TRAP_SCREEN_H_DEFAULT                                            0x00000000
#define regPA_SC_TRAP_SCREEN_V_DEFAULT                                            0x00000000
#define regPA_SC_TRAP_SCREEN_OCCURRENCE_DEFAULT                                   0x00000000
#define regPA_SC_TRAP_SCREEN_COUNT_DEFAULT                                        0x00000000
#define regSQ_THREAD_TRACE_USERDATA_0_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_1_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_2_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_3_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_4_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_5_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_6_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_USERDATA_7_DEFAULT                                     0x00000000
#define regSQC_CACHES_DEFAULT                                                     0x00000000
#define regTA_CS_BC_BASE_ADDR_DEFAULT                                             0x00000000
#define regTA_CS_BC_BASE_ADDR_HI_DEFAULT                                          0x00000000
#define regDB_OCCLUSION_COUNT0_LOW_DEFAULT                                        0x00000000
#define regDB_OCCLUSION_COUNT0_HI_DEFAULT                                         0x00000000
#define regDB_OCCLUSION_COUNT1_LOW_DEFAULT                                        0x00000000
#define regDB_OCCLUSION_COUNT1_HI_DEFAULT                                         0x00000000
#define regDB_OCCLUSION_COUNT2_LOW_DEFAULT                                        0x00000000
#define regDB_OCCLUSION_COUNT2_HI_DEFAULT                                         0x00000000
#define regDB_OCCLUSION_COUNT3_LOW_DEFAULT                                        0x00000000
#define regDB_OCCLUSION_COUNT3_HI_DEFAULT                                         0x00000000
#define regGDS_RD_ADDR_DEFAULT                                                    0x00000000
#define regGDS_RD_DATA_DEFAULT                                                    0x00000000
#define regGDS_RD_BURST_ADDR_DEFAULT                                              0x00000000
#define regGDS_RD_BURST_COUNT_DEFAULT                                             0x00000000
#define regGDS_RD_BURST_DATA_DEFAULT                                              0x00000000
#define regGDS_WR_ADDR_DEFAULT                                                    0x00000000
#define regGDS_WR_DATA_DEFAULT                                                    0x00000000
#define regGDS_WR_BURST_ADDR_DEFAULT                                              0x00000000
#define regGDS_WR_BURST_DATA_DEFAULT                                              0x00000000
#define regGDS_WRITE_COMPLETE_DEFAULT                                             0x00000000
#define regGDS_ATOM_CNTL_DEFAULT                                                  0x00000000
#define regGDS_ATOM_COMPLETE_DEFAULT                                              0x00000001
#define regGDS_ATOM_BASE_DEFAULT                                                  0x00000000
#define regGDS_ATOM_SIZE_DEFAULT                                                  0x00000000
#define regGDS_ATOM_OFFSET0_DEFAULT                                               0x00000000
#define regGDS_ATOM_OFFSET1_DEFAULT                                               0x00000000
#define regGDS_ATOM_DST_DEFAULT                                                   0x00000000
#define regGDS_ATOM_OP_DEFAULT                                                    0x00000000
#define regGDS_ATOM_SRC0_DEFAULT                                                  0x00000000
#define regGDS_ATOM_SRC0_U_DEFAULT                                                0x00000000
#define regGDS_ATOM_SRC1_DEFAULT                                                  0x00000000
#define regGDS_ATOM_SRC1_U_DEFAULT                                                0x00000000
#define regGDS_ATOM_READ0_DEFAULT                                                 0x00000000
#define regGDS_ATOM_READ0_U_DEFAULT                                               0x00000000
#define regGDS_ATOM_READ1_DEFAULT                                                 0x00000000
#define regGDS_ATOM_READ1_U_DEFAULT                                               0x00000000
#define regGDS_GWS_RESOURCE_CNTL_DEFAULT                                          0x00000000
#define regGDS_GWS_RESOURCE_DEFAULT                                               0x00000000
#define regGDS_GWS_RESOURCE_CNT_DEFAULT                                           0x00000000
#define regGDS_OA_CNTL_DEFAULT                                                    0x00000000
#define regGDS_OA_COUNTER_DEFAULT                                                 0x00000000
#define regGDS_OA_ADDRESS_DEFAULT                                                 0x00000000
#define regGDS_OA_INCDEC_DEFAULT                                                  0x00000000
#define regGDS_OA_RING_SIZE_DEFAULT                                               0x00000000
#define regGDS_STRMOUT_DWORDS_WRITTEN_0_DEFAULT                                   0x00000000
#define regGDS_STRMOUT_DWORDS_WRITTEN_1_DEFAULT                                   0x00000000
#define regGDS_STRMOUT_DWORDS_WRITTEN_2_DEFAULT                                   0x00000000
#define regGDS_STRMOUT_DWORDS_WRITTEN_3_DEFAULT                                   0x00000000
#define regGDS_GS_0_DEFAULT                                                       0x00000000
#define regGDS_GS_1_DEFAULT                                                       0x00000000
#define regGDS_GS_2_DEFAULT                                                       0x00000000
#define regGDS_GS_3_DEFAULT                                                       0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_0_LO_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_0_HI_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_0_LO_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_0_HI_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_1_LO_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_1_HI_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_1_LO_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_1_HI_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_2_LO_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_2_HI_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_2_LO_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_2_HI_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_3_LO_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_NEEDED_3_HI_DEFAULT                                  0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_3_LO_DEFAULT                                 0x00000000
#define regGDS_STRMOUT_PRIMS_WRITTEN_3_HI_DEFAULT                                 0x00000000
#define regSPI_CONFIG_CNTL_DEFAULT                                                0xc062c688
#define regSPI_CONFIG_CNTL_1_DEFAULT                                              0x80070000
#define regSPI_CONFIG_CNTL_2_DEFAULT                                              0x00010011
#define regSPI_WAVE_LIMIT_CNTL_DEFAULT                                            0x00000000
#define regSPI_GS_THROTTLE_CNTL1_DEFAULT                                          0x12355123
#define regSPI_GS_THROTTLE_CNTL2_DEFAULT                                          0x0001544d
#define regSPI_ATTRIBUTE_RING_BASE_DEFAULT                                        0x00000000
#define regSPI_ATTRIBUTE_RING_SIZE_DEFAULT                                        0x00020000


// addressBlock: gc_cprs64dec
#define regCP_MES_PRGRM_CNTR_START_DEFAULT                                        0x00000800
#define regCP_MES_INTR_ROUTINE_START_DEFAULT                                      0x00000000
#define regCP_MES_MTVEC_LO_DEFAULT                                                0x00000000
#define regCP_MES_INTR_ROUTINE_START_HI_DEFAULT                                   0x00000000
#define regCP_MES_MTVEC_HI_DEFAULT                                                0x00000000
#define regCP_MES_CNTL_DEFAULT                                                    0x40000000
#define regCP_MES_PIPE_PRIORITY_CNTS_DEFAULT                                      0x08081020
#define regCP_MES_PIPE0_PRIORITY_DEFAULT                                          0x00000002
#define regCP_MES_PIPE1_PRIORITY_DEFAULT                                          0x00000002
#define regCP_MES_PIPE2_PRIORITY_DEFAULT                                          0x00000002
#define regCP_MES_PIPE3_PRIORITY_DEFAULT                                          0x00000002
#define regCP_MES_HEADER_DUMP_DEFAULT                                             0xdef0def0
#define regCP_MES_MIE_LO_DEFAULT                                                  0x00000000
#define regCP_MES_MIE_HI_DEFAULT                                                  0x00000000
#define regCP_MES_INTERRUPT_DEFAULT                                               0x00000000
#define regCP_MES_SCRATCH_INDEX_DEFAULT                                           0x00000000
#define regCP_MES_SCRATCH_DATA_DEFAULT                                            0x00000000
#define regCP_MES_INSTR_PNTR_DEFAULT                                              0x00000000
#define regCP_MES_MSCRATCH_HI_DEFAULT                                             0x00000000
#define regCP_MES_MSCRATCH_LO_DEFAULT                                             0x00000000
#define regCP_MES_MSTATUS_LO_DEFAULT                                              0x00000000
#define regCP_MES_MSTATUS_HI_DEFAULT                                              0x00000000
#define regCP_MES_MEPC_LO_DEFAULT                                                 0x00000000
#define regCP_MES_MEPC_HI_DEFAULT                                                 0x00000000
#define regCP_MES_MCAUSE_LO_DEFAULT                                               0x00000000
#define regCP_MES_MCAUSE_HI_DEFAULT                                               0x00000000
#define regCP_MES_MBADADDR_LO_DEFAULT                                             0x00000000
#define regCP_MES_MBADADDR_HI_DEFAULT                                             0x00000000
#define regCP_MES_MIP_LO_DEFAULT                                                  0x00000000
#define regCP_MES_MIP_HI_DEFAULT                                                  0x00000000
#define regCP_MES_IC_OP_CNTL_DEFAULT                                              0x00000000
#define regCP_MES_MCYCLE_LO_DEFAULT                                               0x00000000
#define regCP_MES_MCYCLE_HI_DEFAULT                                               0x00000000
#define regCP_MES_MTIME_LO_DEFAULT                                                0x00000000
#define regCP_MES_MTIME_HI_DEFAULT                                                0x00000000
#define regCP_MES_MINSTRET_LO_DEFAULT                                             0x00000000
#define regCP_MES_MINSTRET_HI_DEFAULT                                             0x00000000
#define regCP_MES_MISA_LO_DEFAULT                                                 0x00000000
#define regCP_MES_MISA_HI_DEFAULT                                                 0x00000000
#define regCP_MES_MVENDORID_LO_DEFAULT                                            0x00000000
#define regCP_MES_MVENDORID_HI_DEFAULT                                            0x00000000
#define regCP_MES_MARCHID_LO_DEFAULT                                              0x00000000
#define regCP_MES_MARCHID_HI_DEFAULT                                              0x00000000
#define regCP_MES_MIMPID_LO_DEFAULT                                               0x00000000
#define regCP_MES_MIMPID_HI_DEFAULT                                               0x00000000
#define regCP_MES_MHARTID_LO_DEFAULT                                              0x00000000
#define regCP_MES_MHARTID_HI_DEFAULT                                              0x00000000
#define regCP_MES_DC_BASE_CNTL_DEFAULT                                            0x00000000
#define regCP_MES_DC_OP_CNTL_DEFAULT                                              0x00000000
#define regCP_MES_MTIMECMP_LO_DEFAULT                                             0x00000000
#define regCP_MES_MTIMECMP_HI_DEFAULT                                             0x00000000
#define regCP_MES_PROCESS_QUANTUM_PIPE0_DEFAULT                                   0x00000008
#define regCP_MES_PROCESS_QUANTUM_PIPE1_DEFAULT                                   0x00000008
#define regCP_MES_DOORBELL_CONTROL1_DEFAULT                                       0x00000000
#define regCP_MES_DOORBELL_CONTROL2_DEFAULT                                       0x00000000
#define regCP_MES_DOORBELL_CONTROL3_DEFAULT                                       0x00000000
#define regCP_MES_DOORBELL_CONTROL4_DEFAULT                                       0x00000000
#define regCP_MES_DOORBELL_CONTROL5_DEFAULT                                       0x00000000
#define regCP_MES_DOORBELL_CONTROL6_DEFAULT                                       0x00000000
#define regCP_MES_GP0_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP0_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP1_LO_DEFAULT                                                  0x00002001
#define regCP_MES_GP1_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP2_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP2_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP3_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP3_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP4_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP4_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP5_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP5_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP6_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP6_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP7_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP7_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP8_LO_DEFAULT                                                  0x00000000
#define regCP_MES_GP8_HI_DEFAULT                                                  0x00000000
#define regCP_MES_GP9_LO_DEFAULT                                                  0x40000000
#define regCP_MES_GP9_HI_DEFAULT                                                  0x40000000
#define regCP_MES_LOCAL_BASE0_LO_DEFAULT                                          0x00000000
#define regCP_MES_LOCAL_BASE0_HI_DEFAULT                                          0x00000000
#define regCP_MES_LOCAL_MASK0_LO_DEFAULT                                          0xffff0000
#define regCP_MES_LOCAL_MASK0_HI_DEFAULT                                          0x0000ffff
#define regCP_MES_LOCAL_APERTURE_DEFAULT                                          0x00000007
#define regCP_MES_LOCAL_INSTR_BASE_LO_DEFAULT                                     0x00000000
#define regCP_MES_LOCAL_INSTR_BASE_HI_DEFAULT                                     0x00000000
#define regCP_MES_LOCAL_INSTR_MASK_LO_DEFAULT                                     0x000f0000
#define regCP_MES_LOCAL_INSTR_MASK_HI_DEFAULT                                     0x00000000
#define regCP_MES_LOCAL_INSTR_APERTURE_DEFAULT                                    0x00000007
#define regCP_MES_LOCAL_SCRATCH_APERTURE_DEFAULT                                  0x00000003
#define regCP_MES_LOCAL_SCRATCH_BASE_LO_DEFAULT                                   0x00000000
#define regCP_MES_LOCAL_SCRATCH_BASE_HI_DEFAULT                                   0x00000000
#define regCP_MES_PERFCOUNT_CNTL_DEFAULT                                          0x00000000
#define regCP_MES_PENDING_INTERRUPT_DEFAULT                                       0x00000000
#define regCP_MES_PRGRM_CNTR_START_HI_DEFAULT                                     0x00000000
#define regCP_MES_INTERRUPT_DATA_16_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_17_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_18_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_19_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_20_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_21_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_22_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_23_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_24_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_25_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_26_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_27_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_28_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_29_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_30_DEFAULT                                       0x00000000
#define regCP_MES_INTERRUPT_DATA_31_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE0_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE0_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE0_CNTL_DEFAULT                                       0x00000010
#define regCP_MES_DC_APERTURE1_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE1_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE1_CNTL_DEFAULT                                       0x00000011
#define regCP_MES_DC_APERTURE2_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE2_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE2_CNTL_DEFAULT                                       0x00000012
#define regCP_MES_DC_APERTURE3_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE3_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE3_CNTL_DEFAULT                                       0x00000013
#define regCP_MES_DC_APERTURE4_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE4_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE4_CNTL_DEFAULT                                       0x00000014
#define regCP_MES_DC_APERTURE5_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE5_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE5_CNTL_DEFAULT                                       0x00000015
#define regCP_MES_DC_APERTURE6_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE6_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE6_CNTL_DEFAULT                                       0x00000016
#define regCP_MES_DC_APERTURE7_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE7_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE7_CNTL_DEFAULT                                       0x00000017
#define regCP_MES_DC_APERTURE8_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE8_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE8_CNTL_DEFAULT                                       0x00000018
#define regCP_MES_DC_APERTURE9_BASE_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE9_MASK_DEFAULT                                       0x00000000
#define regCP_MES_DC_APERTURE9_CNTL_DEFAULT                                       0x00000019
#define regCP_MES_DC_APERTURE10_BASE_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE10_MASK_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE10_CNTL_DEFAULT                                      0x0000001a
#define regCP_MES_DC_APERTURE11_BASE_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE11_MASK_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE11_CNTL_DEFAULT                                      0x0000001b
#define regCP_MES_DC_APERTURE12_BASE_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE12_MASK_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE12_CNTL_DEFAULT                                      0x0000001c
#define regCP_MES_DC_APERTURE13_BASE_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE13_MASK_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE13_CNTL_DEFAULT                                      0x0000001d
#define regCP_MES_DC_APERTURE14_BASE_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE14_MASK_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE14_CNTL_DEFAULT                                      0x0000001e
#define regCP_MES_DC_APERTURE15_BASE_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE15_MASK_DEFAULT                                      0x00000000
#define regCP_MES_DC_APERTURE15_CNTL_DEFAULT                                      0x0000001f
#define regCP_MEC_RS64_PRGRM_CNTR_START_DEFAULT                                   0x00000800
#define regCP_MEC_MTVEC_LO_DEFAULT                                                0x00000000
#define regCP_MEC_MTVEC_HI_DEFAULT                                                0x00000000
#define regCP_MEC_ISA_CNTL_DEFAULT                                                0x00000000
#define regCP_MEC_RS64_CNTL_DEFAULT                                               0x40000000
#define regCP_MEC_MIE_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_MIE_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DEFAULT                                          0x00000000
#define regCP_MEC_RS64_INSTR_PNTR_DEFAULT                                         0x00000000
#define regCP_MEC_MIP_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_MIP_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_DC_BASE_CNTL_DEFAULT                                            0x00000000
#define regCP_MEC_DC_OP_CNTL_DEFAULT                                              0x00000000
#define regCP_MEC_MTIMECMP_LO_DEFAULT                                             0x00000000
#define regCP_MEC_MTIMECMP_HI_DEFAULT                                             0x00000000
#define regCP_MEC_GP0_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP0_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP1_LO_DEFAULT                                                  0x00002001
#define regCP_MEC_GP1_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP2_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP2_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP3_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP3_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP4_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP4_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP5_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP5_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP6_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP6_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP7_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP7_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP8_LO_DEFAULT                                                  0x00000000
#define regCP_MEC_GP8_HI_DEFAULT                                                  0x00000000
#define regCP_MEC_GP9_LO_DEFAULT                                                  0x40000000
#define regCP_MEC_GP9_HI_DEFAULT                                                  0x40000000
#define regCP_MEC_LOCAL_BASE0_LO_DEFAULT                                          0x00000000
#define regCP_MEC_LOCAL_BASE0_HI_DEFAULT                                          0x00000000
#define regCP_MEC_LOCAL_MASK0_LO_DEFAULT                                          0xffff0000
#define regCP_MEC_LOCAL_MASK0_HI_DEFAULT                                          0x0000ffff
#define regCP_MEC_LOCAL_APERTURE_DEFAULT                                          0x00000007
#define regCP_MEC_LOCAL_INSTR_BASE_LO_DEFAULT                                     0x00000000
#define regCP_MEC_LOCAL_INSTR_BASE_HI_DEFAULT                                     0x00000000
#define regCP_MEC_LOCAL_INSTR_MASK_LO_DEFAULT                                     0x000f0000
#define regCP_MEC_LOCAL_INSTR_MASK_HI_DEFAULT                                     0x00000000
#define regCP_MEC_LOCAL_INSTR_APERTURE_DEFAULT                                    0x00000007
#define regCP_MEC_LOCAL_SCRATCH_APERTURE_DEFAULT                                  0x00000003
#define regCP_MEC_LOCAL_SCRATCH_BASE_LO_DEFAULT                                   0x00000000
#define regCP_MEC_LOCAL_SCRATCH_BASE_HI_DEFAULT                                   0x00000000
#define regCP_MEC_RS64_PERFCOUNT_CNTL_DEFAULT                                     0x00000000
#define regCP_MEC_RS64_PENDING_INTERRUPT_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_PRGRM_CNTR_START_HI_DEFAULT                                0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_16_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_17_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_18_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_19_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_20_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_21_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_22_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_23_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_24_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_25_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_26_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_27_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_28_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_29_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_30_DEFAULT                                  0x00000000
#define regCP_MEC_RS64_INTERRUPT_DATA_31_DEFAULT                                  0x00000000
#define regCP_MEC_DC_APERTURE0_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE0_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE0_CNTL_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE1_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE1_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE1_CNTL_DEFAULT                                       0x00000001
#define regCP_MEC_DC_APERTURE2_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE2_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE2_CNTL_DEFAULT                                       0x00000002
#define regCP_MEC_DC_APERTURE3_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE3_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE3_CNTL_DEFAULT                                       0x00000003
#define regCP_MEC_DC_APERTURE4_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE4_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE4_CNTL_DEFAULT                                       0x00000004
#define regCP_MEC_DC_APERTURE5_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE5_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE5_CNTL_DEFAULT                                       0x00000005
#define regCP_MEC_DC_APERTURE6_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE6_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE6_CNTL_DEFAULT                                       0x00000006
#define regCP_MEC_DC_APERTURE7_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE7_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE7_CNTL_DEFAULT                                       0x00000007
#define regCP_MEC_DC_APERTURE8_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE8_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE8_CNTL_DEFAULT                                       0x00000008
#define regCP_MEC_DC_APERTURE9_BASE_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE9_MASK_DEFAULT                                       0x00000000
#define regCP_MEC_DC_APERTURE9_CNTL_DEFAULT                                       0x00000009
#define regCP_MEC_DC_APERTURE10_BASE_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE10_MASK_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE10_CNTL_DEFAULT                                      0x0000000a
#define regCP_MEC_DC_APERTURE11_BASE_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE11_MASK_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE11_CNTL_DEFAULT                                      0x0000000b
#define regCP_MEC_DC_APERTURE12_BASE_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE12_MASK_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE12_CNTL_DEFAULT                                      0x0000000c
#define regCP_MEC_DC_APERTURE13_BASE_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE13_MASK_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE13_CNTL_DEFAULT                                      0x0000000d
#define regCP_MEC_DC_APERTURE14_BASE_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE14_MASK_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE14_CNTL_DEFAULT                                      0x0000000e
#define regCP_MEC_DC_APERTURE15_BASE_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE15_MASK_DEFAULT                                      0x00000000
#define regCP_MEC_DC_APERTURE15_CNTL_DEFAULT                                      0x0000000f
#define regCP_CPC_IC_OP_CNTL_DEFAULT                                              0x00000000
#define regCP_GFX_CNTL_DEFAULT                                                    0x00000000
#define regCP_GFX_RS64_INTERRUPT0_DEFAULT                                         0x00000000
#define regCP_GFX_RS64_INTR_EN0_DEFAULT                                           0x00000000
#define regCP_GFX_RS64_INTR_EN1_DEFAULT                                           0x00000000
#define regCP_GFX_RS64_DC_BASE_CNTL_DEFAULT                                       0x00000000
#define regCP_GFX_RS64_DC_OP_CNTL_DEFAULT                                         0x00000000
#define regCP_GFX_RS64_LOCAL_BASE0_LO_DEFAULT                                     0x00000000
#define regCP_GFX_RS64_LOCAL_BASE0_HI_DEFAULT                                     0x00000000
#define regCP_GFX_RS64_LOCAL_MASK0_LO_DEFAULT                                     0xffff0000
#define regCP_GFX_RS64_LOCAL_MASK0_HI_DEFAULT                                     0x0000ffff
#define regCP_GFX_RS64_LOCAL_APERTURE_DEFAULT                                     0x00000007
#define regCP_GFX_RS64_LOCAL_INSTR_BASE_LO_DEFAULT                                0x00000000
#define regCP_GFX_RS64_LOCAL_INSTR_BASE_HI_DEFAULT                                0x00000000
#define regCP_GFX_RS64_LOCAL_INSTR_MASK_LO_DEFAULT                                0x000f0000
#define regCP_GFX_RS64_LOCAL_INSTR_MASK_HI_DEFAULT                                0x00000000
#define regCP_GFX_RS64_LOCAL_INSTR_APERTURE_DEFAULT                               0x00000007
#define regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE_DEFAULT                             0x00000003
#define regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO_DEFAULT                              0x00000000
#define regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI_DEFAULT                              0x00000000
#define regCP_GFX_RS64_PERFCOUNT_CNTL0_DEFAULT                                    0x00000000
#define regCP_GFX_RS64_PERFCOUNT_CNTL1_DEFAULT                                    0x00000000
#define regCP_GFX_RS64_MIP_LO0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_MIP_LO1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_MIP_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_MIP_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_MTIMECMP_LO0_DEFAULT                                       0x00000000
#define regCP_GFX_RS64_MTIMECMP_LO1_DEFAULT                                       0x00000000
#define regCP_GFX_RS64_MTIMECMP_HI0_DEFAULT                                       0x00000000
#define regCP_GFX_RS64_MTIMECMP_HI1_DEFAULT                                       0x00000000
#define regCP_GFX_RS64_GP0_LO0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP0_LO1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP0_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP0_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP1_LO0_DEFAULT                                            0x00002001
#define regCP_GFX_RS64_GP1_LO1_DEFAULT                                            0x00002001
#define regCP_GFX_RS64_GP1_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP1_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP2_LO0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP2_LO1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP2_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP2_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP3_LO0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP3_LO1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP3_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP3_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP4_LO0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP4_LO1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP4_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP4_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP5_LO0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP5_LO1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP5_HI0_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP5_HI1_DEFAULT                                            0x00000000
#define regCP_GFX_RS64_GP6_LO_DEFAULT                                             0x00000000
#define regCP_GFX_RS64_GP6_HI_DEFAULT                                             0x00000000
#define regCP_GFX_RS64_GP7_LO_DEFAULT                                             0x00000000
#define regCP_GFX_RS64_GP7_HI_DEFAULT                                             0x00000000
#define regCP_GFX_RS64_GP8_LO_DEFAULT                                             0x00000000
#define regCP_GFX_RS64_GP8_HI_DEFAULT                                             0x00000000
#define regCP_GFX_RS64_GP9_LO_DEFAULT                                             0x40000000
#define regCP_GFX_RS64_GP9_HI_DEFAULT                                             0x40000000
#define regCP_GFX_RS64_INSTR_PNTR0_DEFAULT                                        0x00000000
#define regCP_GFX_RS64_INSTR_PNTR1_DEFAULT                                        0x00000000
#define regCP_GFX_RS64_PENDING_INTERRUPT0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_PENDING_INTERRUPT1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE0_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE0_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE0_CNTL0_DEFAULT                                 0x00000010
#define regCP_GFX_RS64_DC_APERTURE1_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE1_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE1_CNTL0_DEFAULT                                 0x00000011
#define regCP_GFX_RS64_DC_APERTURE2_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE2_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE2_CNTL0_DEFAULT                                 0x00000012
#define regCP_GFX_RS64_DC_APERTURE3_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE3_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE3_CNTL0_DEFAULT                                 0x00000013
#define regCP_GFX_RS64_DC_APERTURE4_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE4_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE4_CNTL0_DEFAULT                                 0x00000014
#define regCP_GFX_RS64_DC_APERTURE5_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE5_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE5_CNTL0_DEFAULT                                 0x00000015
#define regCP_GFX_RS64_DC_APERTURE6_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE6_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE6_CNTL0_DEFAULT                                 0x00000016
#define regCP_GFX_RS64_DC_APERTURE7_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE7_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE7_CNTL0_DEFAULT                                 0x00000017
#define regCP_GFX_RS64_DC_APERTURE8_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE8_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE8_CNTL0_DEFAULT                                 0x00000018
#define regCP_GFX_RS64_DC_APERTURE9_BASE0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE9_MASK0_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE9_CNTL0_DEFAULT                                 0x00000019
#define regCP_GFX_RS64_DC_APERTURE10_BASE0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE10_MASK0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE10_CNTL0_DEFAULT                                0x0000001a
#define regCP_GFX_RS64_DC_APERTURE11_BASE0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE11_MASK0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE11_CNTL0_DEFAULT                                0x0000001b
#define regCP_GFX_RS64_DC_APERTURE12_BASE0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE12_MASK0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE12_CNTL0_DEFAULT                                0x0000001c
#define regCP_GFX_RS64_DC_APERTURE13_BASE0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE13_MASK0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE13_CNTL0_DEFAULT                                0x0000001d
#define regCP_GFX_RS64_DC_APERTURE14_BASE0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE14_MASK0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE14_CNTL0_DEFAULT                                0x0000001e
#define regCP_GFX_RS64_DC_APERTURE15_BASE0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE15_MASK0_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE15_CNTL0_DEFAULT                                0x0000001f
#define regCP_GFX_RS64_DC_APERTURE0_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE0_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE0_CNTL1_DEFAULT                                 0x00000010
#define regCP_GFX_RS64_DC_APERTURE1_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE1_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE1_CNTL1_DEFAULT                                 0x00000011
#define regCP_GFX_RS64_DC_APERTURE2_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE2_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE2_CNTL1_DEFAULT                                 0x00000012
#define regCP_GFX_RS64_DC_APERTURE3_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE3_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE3_CNTL1_DEFAULT                                 0x00000013
#define regCP_GFX_RS64_DC_APERTURE4_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE4_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE4_CNTL1_DEFAULT                                 0x00000014
#define regCP_GFX_RS64_DC_APERTURE5_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE5_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE5_CNTL1_DEFAULT                                 0x00000015
#define regCP_GFX_RS64_DC_APERTURE6_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE6_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE6_CNTL1_DEFAULT                                 0x00000016
#define regCP_GFX_RS64_DC_APERTURE7_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE7_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE7_CNTL1_DEFAULT                                 0x00000017
#define regCP_GFX_RS64_DC_APERTURE8_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE8_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE8_CNTL1_DEFAULT                                 0x00000018
#define regCP_GFX_RS64_DC_APERTURE9_BASE1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE9_MASK1_DEFAULT                                 0x00000000
#define regCP_GFX_RS64_DC_APERTURE9_CNTL1_DEFAULT                                 0x00000019
#define regCP_GFX_RS64_DC_APERTURE10_BASE1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE10_MASK1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE10_CNTL1_DEFAULT                                0x0000001a
#define regCP_GFX_RS64_DC_APERTURE11_BASE1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE11_MASK1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE11_CNTL1_DEFAULT                                0x0000001b
#define regCP_GFX_RS64_DC_APERTURE12_BASE1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE12_MASK1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE12_CNTL1_DEFAULT                                0x0000001c
#define regCP_GFX_RS64_DC_APERTURE13_BASE1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE13_MASK1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE13_CNTL1_DEFAULT                                0x0000001d
#define regCP_GFX_RS64_DC_APERTURE14_BASE1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE14_MASK1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE14_CNTL1_DEFAULT                                0x0000001e
#define regCP_GFX_RS64_DC_APERTURE15_BASE1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE15_MASK1_DEFAULT                                0x00000000
#define regCP_GFX_RS64_DC_APERTURE15_CNTL1_DEFAULT                                0x0000001f
#define regCP_GFX_RS64_INTERRUPT1_DEFAULT                                         0x00000000


// addressBlock: gc_gusdec
#define regGUS_IO_RD_COMBINE_FLUSH_DEFAULT                                        0x00000000
#define regGUS_IO_WR_COMBINE_FLUSH_DEFAULT                                        0x01000000
#define regGUS_IO_RD_PRI_AGE_RATE_DEFAULT                                         0x00000000
#define regGUS_IO_WR_PRI_AGE_RATE_DEFAULT                                         0x00000000
#define regGUS_IO_RD_PRI_AGE_COEFF_DEFAULT                                        0x0003ffff
#define regGUS_IO_WR_PRI_AGE_COEFF_DEFAULT                                        0x0003ffff
#define regGUS_IO_RD_PRI_QUEUING_DEFAULT                                          0x0003ffff
#define regGUS_IO_WR_PRI_QUEUING_DEFAULT                                          0x0003ffff
#define regGUS_IO_RD_PRI_FIXED_DEFAULT                                            0x00000000
#define regGUS_IO_WR_PRI_FIXED_DEFAULT                                            0x00000000
#define regGUS_IO_RD_PRI_URGENCY_COEFF_DEFAULT                                    0x00000000
#define regGUS_IO_WR_PRI_URGENCY_COEFF_DEFAULT                                    0x00000000
#define regGUS_IO_RD_PRI_URGENCY_MODE_DEFAULT                                     0x00000000
#define regGUS_IO_WR_PRI_URGENCY_MODE_DEFAULT                                     0x00000000
#define regGUS_IO_RD_PRI_QUANT_PRI1_DEFAULT                                       0x1f1f1f1f
#define regGUS_IO_RD_PRI_QUANT_PRI2_DEFAULT                                       0x3f3f3f3f
#define regGUS_IO_RD_PRI_QUANT_PRI3_DEFAULT                                       0x7f7f7f7f
#define regGUS_IO_RD_PRI_QUANT_PRI4_DEFAULT                                       0xffffffff
#define regGUS_IO_WR_PRI_QUANT_PRI1_DEFAULT                                       0x1f1f1f1f
#define regGUS_IO_WR_PRI_QUANT_PRI2_DEFAULT                                       0x3f3f3f3f
#define regGUS_IO_WR_PRI_QUANT_PRI3_DEFAULT                                       0x7f7f7f7f
#define regGUS_IO_WR_PRI_QUANT_PRI4_DEFAULT                                       0xffffffff
#define regGUS_IO_RD_PRI_QUANT1_PRI1_DEFAULT                                      0x00001f1f
#define regGUS_IO_RD_PRI_QUANT1_PRI2_DEFAULT                                      0x00003f3f
#define regGUS_IO_RD_PRI_QUANT1_PRI3_DEFAULT                                      0x00007f7f
#define regGUS_IO_RD_PRI_QUANT1_PRI4_DEFAULT                                      0x0000ffff
#define regGUS_IO_WR_PRI_QUANT1_PRI1_DEFAULT                                      0x00001f1f
#define regGUS_IO_WR_PRI_QUANT1_PRI2_DEFAULT                                      0x00003f3f
#define regGUS_IO_WR_PRI_QUANT1_PRI3_DEFAULT                                      0x00007f7f
#define regGUS_IO_WR_PRI_QUANT1_PRI4_DEFAULT                                      0x0000ffff
#define regGUS_DRAM_COMBINE_FLUSH_DEFAULT                                         0x00000000
#define regGUS_DRAM_COMBINE_RD_WR_EN_DEFAULT                                      0x00000fff
#define regGUS_DRAM_PRI_AGE_RATE_DEFAULT                                          0x00001249
#define regGUS_DRAM_PRI_AGE_COEFF_DEFAULT                                         0x0003ffff
#define regGUS_DRAM_PRI_QUEUING_DEFAULT                                           0x0003edb6
#define regGUS_DRAM_PRI_FIXED_DEFAULT                                             0x00000000
#define regGUS_DRAM_PRI_URGENCY_COEFF_DEFAULT                                     0x00000000
#define regGUS_DRAM_PRI_URGENCY_MODE_DEFAULT                                      0x00000000
#define regGUS_DRAM_PRI_QUANT_PRI1_DEFAULT                                        0x0f0f0f0f
#define regGUS_DRAM_PRI_QUANT_PRI2_DEFAULT                                        0x1f1f1f1f
#define regGUS_DRAM_PRI_QUANT_PRI3_DEFAULT                                        0x3f3f3f3f
#define regGUS_DRAM_PRI_QUANT_PRI4_DEFAULT                                        0x7f7f7f7f
#define regGUS_DRAM_PRI_QUANT_PRI5_DEFAULT                                        0xffffffff
#define regGUS_DRAM_PRI_QUANT1_PRI1_DEFAULT                                       0x00000f0f
#define regGUS_DRAM_PRI_QUANT1_PRI2_DEFAULT                                       0x00001f1f
#define regGUS_DRAM_PRI_QUANT1_PRI3_DEFAULT                                       0x00003f3f
#define regGUS_DRAM_PRI_QUANT1_PRI4_DEFAULT                                       0x00007f7f
#define regGUS_DRAM_PRI_QUANT1_PRI5_DEFAULT                                       0x0000ffff
#define regGUS_IO_GROUP_BURST_DEFAULT                                             0x05040504
#define regGUS_DRAM_GROUP_BURST_DEFAULT                                           0x00000504
#define regGUS_SDP_ARB_FINAL_DEFAULT                                              0x00007fff
#define regGUS_SDP_QOS_VC_PRIORITY_DEFAULT                                        0x0000a000
#define regGUS_SDP_CREDITS_DEFAULT                                                0x000100ff
#define regGUS_SDP_TAG_RESERVE0_DEFAULT                                           0x07070000
#define regGUS_SDP_TAG_RESERVE1_DEFAULT                                           0x00000707
#define regGUS_SDP_VCC_RESERVE0_DEFAULT                                           0x02041000
#define regGUS_SDP_VCC_RESERVE1_DEFAULT                                           0x00000002
#define regGUS_SDP_VCD_RESERVE0_DEFAULT                                           0x02040000
#define regGUS_SDP_VCD_RESERVE1_DEFAULT                                           0x00000002
#define regGUS_SDP_REQ_CNTL_DEFAULT                                               0x0000001f
#define regGUS_MISC_DEFAULT                                                       0x00003c07
#define regGUS_LATENCY_SAMPLING_DEFAULT                                           0x00000000
#define regGUS_ERR_STATUS_DEFAULT                                                 0x00000300
#define regGUS_MISC2_DEFAULT                                                      0x0000103e
#define regGUS_SDP_ENABLE_DEFAULT                                                 0x00000000
#define regGUS_L1_CH0_CMD_IN_DEFAULT                                              0x00000000
#define regGUS_L1_CH0_CMD_OUT_DEFAULT                                             0x00000000
#define regGUS_L1_CH0_DATA_IN_DEFAULT                                             0x00000000
#define regGUS_L1_CH0_DATA_OUT_DEFAULT                                            0x00000000
#define regGUS_L1_CH0_DATA_U_IN_DEFAULT                                           0x00000000
#define regGUS_L1_CH0_DATA_U_OUT_DEFAULT                                          0x00000000
#define regGUS_L1_CH1_CMD_IN_DEFAULT                                              0x00000000
#define regGUS_L1_CH1_CMD_OUT_DEFAULT                                             0x00000000
#define regGUS_L1_CH1_DATA_IN_DEFAULT                                             0x00000000
#define regGUS_L1_CH1_DATA_OUT_DEFAULT                                            0x00000000
#define regGUS_L1_CH1_DATA_U_IN_DEFAULT                                           0x00000000
#define regGUS_L1_CH1_DATA_U_OUT_DEFAULT                                          0x00000000
#define regGUS_L1_SA0_CMD_IN_DEFAULT                                              0x00000000
#define regGUS_L1_SA0_CMD_OUT_DEFAULT                                             0x00000000
#define regGUS_L1_SA0_DATA_IN_DEFAULT                                             0x00000000
#define regGUS_L1_SA0_DATA_OUT_DEFAULT                                            0x00000000
#define regGUS_L1_SA0_DATA_U_IN_DEFAULT                                           0x00000000
#define regGUS_L1_SA0_DATA_U_OUT_DEFAULT                                          0x00000000
#define regGUS_L1_SA1_CMD_IN_DEFAULT                                              0x00000000
#define regGUS_L1_SA1_CMD_OUT_DEFAULT                                             0x00000000
#define regGUS_L1_SA1_DATA_IN_DEFAULT                                             0x00000000
#define regGUS_L1_SA1_DATA_OUT_DEFAULT                                            0x00000000
#define regGUS_L1_SA1_DATA_U_IN_DEFAULT                                           0x00000000
#define regGUS_L1_SA1_DATA_U_OUT_DEFAULT                                          0x00000000
#define regGUS_L1_SA2_CMD_IN_DEFAULT                                              0x00000000
#define regGUS_L1_SA2_CMD_OUT_DEFAULT                                             0x00000000
#define regGUS_L1_SA2_DATA_IN_DEFAULT                                             0x00000000
#define regGUS_L1_SA2_DATA_OUT_DEFAULT                                            0x00000000
#define regGUS_L1_SA2_DATA_U_IN_DEFAULT                                           0x00000000
#define regGUS_L1_SA2_DATA_U_OUT_DEFAULT                                          0x00000000
#define regGUS_L1_SA3_CMD_IN_DEFAULT                                              0x00000000
#define regGUS_L1_SA3_CMD_OUT_DEFAULT                                             0x00000000
#define regGUS_L1_SA3_DATA_IN_DEFAULT                                             0x00000000
#define regGUS_L1_SA3_DATA_OUT_DEFAULT                                            0x00000000
#define regGUS_L1_SA3_DATA_U_IN_DEFAULT                                           0x00000000
#define regGUS_L1_SA3_DATA_U_OUT_DEFAULT                                          0x00000000
#define regGUS_MISC3_DEFAULT                                                      0x00000000
#define regGUS_WRRSP_FIFO_CNTL_DEFAULT                                            0x0000000a


// addressBlock: gc_gl1dec
#define regGL1_DRAM_BURST_MASK_DEFAULT                                            0x000000cf
#define regGL1_ARB_STATUS_DEFAULT                                                 0x00000000
#define regGL1I_GL1R_REP_FGCG_OVERRIDE_DEFAULT                                    0x00000000
#define regGL1C_STATUS_DEFAULT                                                    0x80000000
#define regGL1C_UTCL0_CNTL2_DEFAULT                                               0x00000010
#define regGL1C_UTCL0_STATUS_DEFAULT                                              0x00000000
#define regGL1C_UTCL0_RETRY_DEFAULT                                               0x00000040


// addressBlock: gc_chdec
#define regCH_ARB_CTRL_DEFAULT                                                    0x00001e02
#define regCH_DRAM_BURST_MASK_DEFAULT                                             0x000000cf
#define regCH_ARB_STATUS_DEFAULT                                                  0x00000000
#define regCH_DRAM_BURST_CTRL_DEFAULT                                             0x000001f7
#define regCHA_CHC_CREDITS_DEFAULT                                                0x00000000
#define regCHA_CLIENT_FREE_DELAY_DEFAULT                                          0x00000000
#define regCHI_CHR_REP_FGCG_OVERRIDE_DEFAULT                                      0x00000000
#define regCH_VC5_ENABLE_DEFAULT                                                  0x00000000
#define regCHC_CTRL_DEFAULT                                                       0x0000b16f
#define regCHC_STATUS_DEFAULT                                                     0x00000000
#define regCHCG_CTRL_DEFAULT                                                      0x001830ff
#define regCHCG_STATUS_DEFAULT                                                    0x00000000


// addressBlock: gc_gl2dec
#define regGL2C_CTRL_DEFAULT                                                      0xf37fff7f
#define regGL2C_CTRL2_DEFAULT                                                     0x0402002f
#define regGL2C_ADDR_MATCH_MASK_DEFAULT                                           0xffffffff
#define regGL2C_ADDR_MATCH_SIZE_DEFAULT                                           0x00000007
#define regGL2C_WBINVL2_DEFAULT                                                   0x00000010
#define regGL2C_SOFT_RESET_DEFAULT                                                0x00000000
#define regGL2C_CM_CTRL0_DEFAULT                                                  0x42108421
#define regGL2C_CM_CTRL1_DEFAULT                                                  0x190f1008
#define regGL2C_CM_STALL_DEFAULT                                                  0x00000000
#define regGL2C_CTRL3_DEFAULT                                                     0xc0d41988
#define regGL2C_LB_CTR_CTRL_DEFAULT                                               0x00000000
#define regGL2C_LB_DATA0_DEFAULT                                                  0x00000000
#define regGL2C_LB_DATA1_DEFAULT                                                  0x00000000
#define regGL2C_LB_DATA2_DEFAULT                                                  0x00000000
#define regGL2C_LB_DATA3_DEFAULT                                                  0x00000000
#define regGL2C_LB_CTR_SEL0_DEFAULT                                               0x00000000
#define regGL2C_LB_CTR_SEL1_DEFAULT                                               0x00000000
#define regGL2C_CTRL4_DEFAULT                                                     0x04000007
#define regGL2C_DISCARD_STALL_CTRL_DEFAULT                                        0x00c800c8
#define regGL2A_ADDR_MATCH_CTRL_DEFAULT                                           0x00000000
#define regGL2A_ADDR_MATCH_MASK_DEFAULT                                           0xffffffff
#define regGL2A_ADDR_MATCH_SIZE_DEFAULT                                           0x00000007
#define regGL2A_PRIORITY_CTRL_DEFAULT                                             0x00000000
#define regGL2A_RESP_THROTTLE_CTRL_DEFAULT                                        0x00000000


// addressBlock: gc_gl1hdec
#define regGL1H_ARB_CTRL_DEFAULT                                                  0x00000000
#define regGL1H_GL1_CREDITS_DEFAULT                                               0x00000000
#define regGL1H_BURST_MASK_DEFAULT                                                0x000000cf
#define regGL1H_BURST_CTRL_DEFAULT                                                0x00000007
#define regGL1H_ARB_STATUS_DEFAULT                                                0x00000000


// addressBlock: gc_perfddec
#define regCPG_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regCPG_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regCPG_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regCPG_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regCPC_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regCPC_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regCPC_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regCPC_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regCPF_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regCPF_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regCPF_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regCPF_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regCPF_LATENCY_STATS_DATA_DEFAULT                                         0x00000000
#define regCPG_LATENCY_STATS_DATA_DEFAULT                                         0x00000000
#define regCPC_LATENCY_STATS_DATA_DEFAULT                                         0x00000000
#define regGRBM_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regGRBM_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regGRBM_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regGRBM_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regGRBM_SE0_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE0_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGRBM_SE1_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE1_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGRBM_SE2_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE2_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGRBM_SE3_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE3_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGRBM_SE4_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE4_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGRBM_SE5_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE5_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGRBM_SE6_PERFCOUNTER_LO_DEFAULT                                        0x00000000
#define regGRBM_SE6_PERFCOUNTER_HI_DEFAULT                                        0x00000000
#define regGE1_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regGE1_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regGE2_DIST_PERFCOUNTER0_LO_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER0_HI_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER1_LO_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER1_HI_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER2_LO_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER2_HI_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER3_LO_DEFAULT                                       0x00000000
#define regGE2_DIST_PERFCOUNTER3_HI_DEFAULT                                       0x00000000
#define regGE2_SE_PERFCOUNTER0_LO_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER0_HI_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER1_LO_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER1_HI_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER2_LO_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER2_HI_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER3_LO_DEFAULT                                         0x00000000
#define regGE2_SE_PERFCOUNTER3_HI_DEFAULT                                         0x00000000
#define regPA_SU_PERFCOUNTER0_LO_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER0_HI_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER1_LO_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER1_HI_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER2_LO_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER2_HI_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER3_LO_DEFAULT                                          0x00000000
#define regPA_SU_PERFCOUNTER3_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER0_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER0_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER1_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER1_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER2_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER2_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER3_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER3_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER4_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER4_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER5_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER5_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER6_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER6_HI_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER7_LO_DEFAULT                                          0x00000000
#define regPA_SC_PERFCOUNTER7_HI_DEFAULT                                          0x00000000
#define regSPI_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER4_HI_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER4_LO_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER5_HI_DEFAULT                                            0x00000000
#define regSPI_PERFCOUNTER5_LO_DEFAULT                                            0x00000000
#define regPC_PERFCOUNTER0_HI_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER1_HI_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER2_HI_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER2_LO_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER3_HI_DEFAULT                                             0x00000000
#define regPC_PERFCOUNTER3_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER2_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER3_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER4_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER5_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER6_LO_DEFAULT                                             0x00000000
#define regSQ_PERFCOUNTER7_LO_DEFAULT                                             0x00000000
#define regSQG_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER4_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER4_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER5_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER5_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER6_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER6_HI_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER7_LO_DEFAULT                                            0x00000000
#define regSQG_PERFCOUNTER7_HI_DEFAULT                                            0x00000000
#define regSX_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER0_HI_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER1_HI_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER2_LO_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER2_HI_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER3_LO_DEFAULT                                             0x00000000
#define regSX_PERFCOUNTER3_HI_DEFAULT                                             0x00000000
#define regGCEA_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regGCEA_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regGCEA_PERFCOUNTER_LO_DEFAULT                                            0x00000000
#define regGCEA_PERFCOUNTER_HI_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regGDS_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regTA_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regTA_PERFCOUNTER0_HI_DEFAULT                                             0x00000000
#define regTA_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regTA_PERFCOUNTER1_HI_DEFAULT                                             0x00000000
#define regTD_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regTD_PERFCOUNTER0_HI_DEFAULT                                             0x00000000
#define regTD_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regTD_PERFCOUNTER1_HI_DEFAULT                                             0x00000000
#define regTCP_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regTCP_PERFCOUNTER_FILTER_DEFAULT                                         0x00000000
#define regTCP_PERFCOUNTER_FILTER2_DEFAULT                                        0x00000000
#define regTCP_PERFCOUNTER_FILTER_EN_DEFAULT                                      0x00000000
#define regGL2C_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER3_LO_DEFAULT                                           0x00000000
#define regGL2C_PERFCOUNTER3_HI_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER3_LO_DEFAULT                                           0x00000000
#define regGL2A_PERFCOUNTER3_HI_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER3_LO_DEFAULT                                           0x00000000
#define regGL1C_PERFCOUNTER3_HI_DEFAULT                                           0x00000000
#define regCHC_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regCHC_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regCHCG_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER3_LO_DEFAULT                                           0x00000000
#define regCHCG_PERFCOUNTER3_HI_DEFAULT                                           0x00000000
#define regCB_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER0_HI_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER1_HI_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER2_LO_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER2_HI_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER3_LO_DEFAULT                                             0x00000000
#define regCB_PERFCOUNTER3_HI_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER0_LO_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER0_HI_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER1_LO_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER1_HI_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER2_LO_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER2_HI_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER3_LO_DEFAULT                                             0x00000000
#define regDB_PERFCOUNTER3_HI_DEFAULT                                             0x00000000
#define regRLC_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regRLC_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regRLC_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regRLC_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regRMI_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regGCR_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regGCR_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regGCR_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regGCR_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regPA_PH_PERFCOUNTER0_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER0_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER1_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER1_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER2_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER2_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER3_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER3_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER4_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER4_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER5_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER5_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER6_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER6_HI_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER7_LO_DEFAULT                                          0x00000000
#define regPA_PH_PERFCOUNTER7_HI_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER0_LO_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER0_HI_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER1_LO_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER1_HI_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER2_LO_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER2_HI_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER3_LO_DEFAULT                                          0x00000000
#define regUTCL1_PERFCOUNTER3_HI_DEFAULT                                          0x00000000
#define regGL1A_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER3_LO_DEFAULT                                           0x00000000
#define regGL1A_PERFCOUNTER3_HI_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER0_LO_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER0_HI_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER1_LO_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER1_HI_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER2_LO_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER2_HI_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER3_LO_DEFAULT                                           0x00000000
#define regGL1H_PERFCOUNTER3_HI_DEFAULT                                           0x00000000
#define regCHA_PERFCOUNTER0_LO_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER0_HI_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER1_LO_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER1_HI_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER3_LO_DEFAULT                                            0x00000000
#define regCHA_PERFCOUNTER3_HI_DEFAULT                                            0x00000000
#define regGUS_PERFCOUNTER2_LO_DEFAULT                                            0x00000000
#define regGUS_PERFCOUNTER2_HI_DEFAULT                                            0x00000000
#define regGUS_PERFCOUNTER_LO_DEFAULT                                             0x00000000
#define regGUS_PERFCOUNTER_HI_DEFAULT                                             0x00000000


// addressBlock: gc_gcvml2perfddec
#define regGCVML2_PERFCOUNTER2_0_LO_DEFAULT                                       0x00000000
#define regGCVML2_PERFCOUNTER2_1_LO_DEFAULT                                       0x00000000
#define regGCVML2_PERFCOUNTER2_0_HI_DEFAULT                                       0x00000000
#define regGCVML2_PERFCOUNTER2_1_HI_DEFAULT                                       0x00000000


// addressBlock: gc_gcvml2prdec
#define regGCMC_VM_L2_PERFCOUNTER_LO_DEFAULT                                      0x00000000
#define regGCMC_VM_L2_PERFCOUNTER_HI_DEFAULT                                      0x00000000
#define regGCUTCL2_PERFCOUNTER_LO_DEFAULT                                         0x00000000
#define regGCUTCL2_PERFCOUNTER_HI_DEFAULT                                         0x00000000


// addressBlock: gc_sdma0_sdma0perfddec
#define regSDMA0_PERFCNT_PERFCOUNTER_LO_DEFAULT                                   0x00000000
#define regSDMA0_PERFCNT_PERFCOUNTER_HI_DEFAULT                                   0x00000000
#define regSDMA0_PERFCOUNTER0_LO_DEFAULT                                          0x00000000
#define regSDMA0_PERFCOUNTER0_HI_DEFAULT                                          0x00000000
#define regSDMA0_PERFCOUNTER1_LO_DEFAULT                                          0x00000000
#define regSDMA0_PERFCOUNTER1_HI_DEFAULT                                          0x00000000


// addressBlock: gc_sdma0_sdma1perfddec
#define regSDMA1_PERFCNT_PERFCOUNTER_LO_DEFAULT                                   0x00000000
#define regSDMA1_PERFCNT_PERFCOUNTER_HI_DEFAULT                                   0x00000000
#define regSDMA1_PERFCOUNTER0_LO_DEFAULT                                          0x00000000
#define regSDMA1_PERFCOUNTER0_HI_DEFAULT                                          0x00000000
#define regSDMA1_PERFCOUNTER1_LO_DEFAULT                                          0x00000000
#define regSDMA1_PERFCOUNTER1_HI_DEFAULT                                          0x00000000


// addressBlock: gc_perfsdec
#define regCPG_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regCPG_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regCPG_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regCPC_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regCPC_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regCPF_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regCPF_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regCPF_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regCP_PERFMON_CNTL_DEFAULT                                                0x00000000
#define regCPC_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regCPF_TC_PERF_COUNTER_WINDOW_SELECT_DEFAULT                              0x00000000
#define regCPG_TC_PERF_COUNTER_WINDOW_SELECT_DEFAULT                              0x00000000
#define regCPF_LATENCY_STATS_SELECT_DEFAULT                                       0x00000000
#define regCPG_LATENCY_STATS_SELECT_DEFAULT                                       0x00000000
#define regCPC_LATENCY_STATS_SELECT_DEFAULT                                       0x00000000
#define regCPC_TC_PERF_COUNTER_WINDOW_SELECT_DEFAULT                              0x00000000
#define regCP_DRAW_OBJECT_DEFAULT                                                 0x00000000
#define regCP_DRAW_OBJECT_COUNTER_DEFAULT                                         0x00000000
#define regCP_DRAW_WINDOW_MASK_HI_DEFAULT                                         0x00000000
#define regCP_DRAW_WINDOW_HI_DEFAULT                                              0x00000000
#define regCP_DRAW_WINDOW_LO_DEFAULT                                              0x00000000
#define regCP_DRAW_WINDOW_CNTL_DEFAULT                                            0x00000007
#define regGRBM_PERFCOUNTER0_SELECT_DEFAULT                                       0x00000000
#define regGRBM_PERFCOUNTER1_SELECT_DEFAULT                                       0x00000000
#define regGRBM_SE0_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_SE1_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_SE2_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_SE3_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_SE4_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_SE5_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_SE6_PERFCOUNTER_SELECT_DEFAULT                                    0x00000000
#define regGRBM_PERFCOUNTER0_SELECT_HI_DEFAULT                                    0x00000000
#define regGRBM_PERFCOUNTER1_SELECT_HI_DEFAULT                                    0x00000000
#define regGE1_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regGE1_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regGE1_PERFCOUNTER1_SELECT_DEFAULT                                        0x000fffff
#define regGE1_PERFCOUNTER1_SELECT1_DEFAULT                                       0x000fffff
#define regGE1_PERFCOUNTER2_SELECT_DEFAULT                                        0x000fffff
#define regGE1_PERFCOUNTER2_SELECT1_DEFAULT                                       0x000fffff
#define regGE1_PERFCOUNTER3_SELECT_DEFAULT                                        0x000fffff
#define regGE1_PERFCOUNTER3_SELECT1_DEFAULT                                       0x000fffff
#define regGE2_DIST_PERFCOUNTER0_SELECT_DEFAULT                                   0x000fffff
#define regGE2_DIST_PERFCOUNTER0_SELECT1_DEFAULT                                  0x000fffff
#define regGE2_DIST_PERFCOUNTER1_SELECT_DEFAULT                                   0x000fffff
#define regGE2_DIST_PERFCOUNTER1_SELECT1_DEFAULT                                  0x000fffff
#define regGE2_DIST_PERFCOUNTER2_SELECT_DEFAULT                                   0x000fffff
#define regGE2_DIST_PERFCOUNTER2_SELECT1_DEFAULT                                  0x000fffff
#define regGE2_DIST_PERFCOUNTER3_SELECT_DEFAULT                                   0x000fffff
#define regGE2_DIST_PERFCOUNTER3_SELECT1_DEFAULT                                  0x000fffff
#define regGE2_SE_PERFCOUNTER0_SELECT_DEFAULT                                     0x000fffff
#define regGE2_SE_PERFCOUNTER0_SELECT1_DEFAULT                                    0x000fffff
#define regGE2_SE_PERFCOUNTER1_SELECT_DEFAULT                                     0x000fffff
#define regGE2_SE_PERFCOUNTER1_SELECT1_DEFAULT                                    0x000fffff
#define regGE2_SE_PERFCOUNTER2_SELECT_DEFAULT                                     0x000fffff
#define regGE2_SE_PERFCOUNTER2_SELECT1_DEFAULT                                    0x000fffff
#define regGE2_SE_PERFCOUNTER3_SELECT_DEFAULT                                     0x000fffff
#define regGE2_SE_PERFCOUNTER3_SELECT1_DEFAULT                                    0x000fffff
#define regPA_SU_PERFCOUNTER0_SELECT_DEFAULT                                      0x000fffff
#define regPA_SU_PERFCOUNTER0_SELECT1_DEFAULT                                     0x000fffff
#define regPA_SU_PERFCOUNTER1_SELECT_DEFAULT                                      0x000fffff
#define regPA_SU_PERFCOUNTER1_SELECT1_DEFAULT                                     0x000fffff
#define regPA_SU_PERFCOUNTER2_SELECT_DEFAULT                                      0x000fffff
#define regPA_SU_PERFCOUNTER2_SELECT1_DEFAULT                                     0x000fffff
#define regPA_SU_PERFCOUNTER3_SELECT_DEFAULT                                      0x000fffff
#define regPA_SU_PERFCOUNTER3_SELECT1_DEFAULT                                     0x000fffff
#define regPA_SC_PERFCOUNTER0_SELECT_DEFAULT                                      0x000fffff
#define regPA_SC_PERFCOUNTER0_SELECT1_DEFAULT                                     0x000fffff
#define regPA_SC_PERFCOUNTER1_SELECT_DEFAULT                                      0x000003ff
#define regPA_SC_PERFCOUNTER2_SELECT_DEFAULT                                      0x000003ff
#define regPA_SC_PERFCOUNTER3_SELECT_DEFAULT                                      0x000003ff
#define regPA_SC_PERFCOUNTER4_SELECT_DEFAULT                                      0x000003ff
#define regPA_SC_PERFCOUNTER5_SELECT_DEFAULT                                      0x000003ff
#define regPA_SC_PERFCOUNTER6_SELECT_DEFAULT                                      0x000003ff
#define regPA_SC_PERFCOUNTER7_SELECT_DEFAULT                                      0x000003ff
#define regSPI_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regSPI_PERFCOUNTER1_SELECT_DEFAULT                                        0x000fffff
#define regSPI_PERFCOUNTER2_SELECT_DEFAULT                                        0x000fffff
#define regSPI_PERFCOUNTER3_SELECT_DEFAULT                                        0x000fffff
#define regSPI_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regSPI_PERFCOUNTER1_SELECT1_DEFAULT                                       0x000fffff
#define regSPI_PERFCOUNTER2_SELECT1_DEFAULT                                       0x000fffff
#define regSPI_PERFCOUNTER3_SELECT1_DEFAULT                                       0x000fffff
#define regSPI_PERFCOUNTER4_SELECT_DEFAULT                                        0x000003ff
#define regSPI_PERFCOUNTER5_SELECT_DEFAULT                                        0x000003ff
#define regSPI_PERFCOUNTER_BINS_DEFAULT                                           0xfcb87430
#define regPC_PERFCOUNTER0_SELECT_DEFAULT                                         0x000fffff
#define regPC_PERFCOUNTER1_SELECT_DEFAULT                                         0x000fffff
#define regPC_PERFCOUNTER2_SELECT_DEFAULT                                         0x000fffff
#define regPC_PERFCOUNTER3_SELECT_DEFAULT                                         0x000fffff
#define regPC_PERFCOUNTER0_SELECT1_DEFAULT                                        0x000fffff
#define regPC_PERFCOUNTER1_SELECT1_DEFAULT                                        0x000fffff
#define regPC_PERFCOUNTER2_SELECT1_DEFAULT                                        0x000fffff
#define regPC_PERFCOUNTER3_SELECT1_DEFAULT                                        0x000fffff
#define regSQ_PERFCOUNTER0_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER1_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER2_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER3_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER4_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER5_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER6_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER7_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER8_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER9_SELECT_DEFAULT                                         0x000001ff
#define regSQ_PERFCOUNTER10_SELECT_DEFAULT                                        0x000001ff
#define regSQ_PERFCOUNTER11_SELECT_DEFAULT                                        0x000001ff
#define regSQ_PERFCOUNTER12_SELECT_DEFAULT                                        0x000001ff
#define regSQ_PERFCOUNTER13_SELECT_DEFAULT                                        0x000001ff
#define regSQ_PERFCOUNTER14_SELECT_DEFAULT                                        0x000001ff
#define regSQ_PERFCOUNTER15_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER0_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER1_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER2_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER3_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER4_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER5_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER6_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER7_SELECT_DEFAULT                                        0x000001ff
#define regSQG_PERFCOUNTER_CTRL_DEFAULT                                           0x00000000
#define regSQG_PERFCOUNTER_CTRL2_DEFAULT                                          0x0001fffe
#define regSQG_PERF_SAMPLE_FINISH_DEFAULT                                         0x00000000
#define regSQ_PERFCOUNTER_CTRL_DEFAULT                                            0x00000000
#define regSQ_PERFCOUNTER_CTRL2_DEFAULT                                           0x0001fffe
#define regSQ_THREAD_TRACE_BUF0_BASE_DEFAULT                                      0x00000000
#define regSQ_THREAD_TRACE_BUF0_SIZE_DEFAULT                                      0x00000000
#define regSQ_THREAD_TRACE_BUF1_BASE_DEFAULT                                      0x00000000
#define regSQ_THREAD_TRACE_BUF1_SIZE_DEFAULT                                      0x00000000
#define regSQ_THREAD_TRACE_CTRL_DEFAULT                                           0x00400000
#define regSQ_THREAD_TRACE_MASK_DEFAULT                                           0x00000000
#define regSQ_THREAD_TRACE_TOKEN_MASK_DEFAULT                                     0x00000000
#define regSQ_THREAD_TRACE_WPTR_DEFAULT                                           0x00000000
#define regSQ_THREAD_TRACE_STATUS_DEFAULT                                         0x00000000
#define regSQ_THREAD_TRACE_STATUS2_DEFAULT                                        0x00000000
#define regSQ_THREAD_TRACE_GFX_DRAW_CNTR_DEFAULT                                  0x00000000
#define regSQ_THREAD_TRACE_GFX_MARKER_CNTR_DEFAULT                                0x00000000
#define regSQ_THREAD_TRACE_HP3D_DRAW_CNTR_DEFAULT                                 0x00000000
#define regSQ_THREAD_TRACE_HP3D_MARKER_CNTR_DEFAULT                               0x00000000
#define regSQ_THREAD_TRACE_DROPPED_CNTR_DEFAULT                                   0x00000000
#define regGCEA_PERFCOUNTER2_SELECT_DEFAULT                                       0x000fffff
#define regGCEA_PERFCOUNTER2_SELECT1_DEFAULT                                      0x000fffff
#define regGCEA_PERFCOUNTER2_MODE_DEFAULT                                         0x00000000
#define regGCEA_PERFCOUNTER0_CFG_DEFAULT                                          0x00000000
#define regGCEA_PERFCOUNTER1_CFG_DEFAULT                                          0x00000000
#define regGCEA_PERFCOUNTER_RSLT_CNTL_DEFAULT                                     0x04000000
#define regSX_PERFCOUNTER0_SELECT_DEFAULT                                         0x000fffff
#define regSX_PERFCOUNTER1_SELECT_DEFAULT                                         0x000fffff
#define regSX_PERFCOUNTER2_SELECT_DEFAULT                                         0x000003ff
#define regSX_PERFCOUNTER3_SELECT_DEFAULT                                         0x000003ff
#define regSX_PERFCOUNTER0_SELECT1_DEFAULT                                        0x000fffff
#define regSX_PERFCOUNTER1_SELECT1_DEFAULT                                        0x000fffff
#define regGDS_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regGDS_PERFCOUNTER1_SELECT_DEFAULT                                        0x000fffff
#define regGDS_PERFCOUNTER2_SELECT_DEFAULT                                        0x000fffff
#define regGDS_PERFCOUNTER3_SELECT_DEFAULT                                        0x000fffff
#define regGDS_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regGDS_PERFCOUNTER1_SELECT1_DEFAULT                                       0x000fffff
#define regGDS_PERFCOUNTER2_SELECT1_DEFAULT                                       0x000fffff
#define regGDS_PERFCOUNTER3_SELECT1_DEFAULT                                       0x000fffff
#define regTA_PERFCOUNTER0_SELECT_DEFAULT                                         0x000fffff
#define regTA_PERFCOUNTER0_SELECT1_DEFAULT                                        0x000fffff
#define regTA_PERFCOUNTER1_SELECT_DEFAULT                                         0x000003ff
#define regTD_PERFCOUNTER0_SELECT_DEFAULT                                         0x000fffff
#define regTD_PERFCOUNTER0_SELECT1_DEFAULT                                        0x000fffff
#define regTD_PERFCOUNTER1_SELECT_DEFAULT                                         0x000003ff
#define regTCP_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regTCP_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regTCP_PERFCOUNTER1_SELECT_DEFAULT                                        0x000fffff
#define regTCP_PERFCOUNTER1_SELECT1_DEFAULT                                       0x000fffff
#define regTCP_PERFCOUNTER2_SELECT_DEFAULT                                        0x000003ff
#define regTCP_PERFCOUNTER3_SELECT_DEFAULT                                        0x000003ff
#define regGL2C_PERFCOUNTER0_SELECT_DEFAULT                                       0x000fffff
#define regGL2C_PERFCOUNTER0_SELECT1_DEFAULT                                      0x000fffff
#define regGL2C_PERFCOUNTER1_SELECT_DEFAULT                                       0x000fffff
#define regGL2C_PERFCOUNTER1_SELECT1_DEFAULT                                      0x000fffff
#define regGL2C_PERFCOUNTER2_SELECT_DEFAULT                                       0x000003ff
#define regGL2C_PERFCOUNTER3_SELECT_DEFAULT                                       0x000003ff
#define regGL2A_PERFCOUNTER0_SELECT_DEFAULT                                       0x000fffff
#define regGL2A_PERFCOUNTER0_SELECT1_DEFAULT                                      0x000fffff
#define regGL2A_PERFCOUNTER1_SELECT_DEFAULT                                       0x000fffff
#define regGL2A_PERFCOUNTER1_SELECT1_DEFAULT                                      0x000fffff
#define regGL2A_PERFCOUNTER2_SELECT_DEFAULT                                       0x000003ff
#define regGL2A_PERFCOUNTER3_SELECT_DEFAULT                                       0x000003ff
#define regGL1C_PERFCOUNTER0_SELECT_DEFAULT                                       0x000fffff
#define regGL1C_PERFCOUNTER0_SELECT1_DEFAULT                                      0x000fffff
#define regGL1C_PERFCOUNTER1_SELECT_DEFAULT                                       0x000003ff
#define regGL1C_PERFCOUNTER2_SELECT_DEFAULT                                       0x000003ff
#define regGL1C_PERFCOUNTER3_SELECT_DEFAULT                                       0x000003ff
#define regCHC_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regCHC_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regCHC_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regCHC_PERFCOUNTER2_SELECT_DEFAULT                                        0x000003ff
#define regCHC_PERFCOUNTER3_SELECT_DEFAULT                                        0x000003ff
#define regCHCG_PERFCOUNTER0_SELECT_DEFAULT                                       0x000fffff
#define regCHCG_PERFCOUNTER0_SELECT1_DEFAULT                                      0x000fffff
#define regCHCG_PERFCOUNTER1_SELECT_DEFAULT                                       0x000003ff
#define regCHCG_PERFCOUNTER2_SELECT_DEFAULT                                       0x000003ff
#define regCHCG_PERFCOUNTER3_SELECT_DEFAULT                                       0x000003ff
#define regCB_PERFCOUNTER_FILTER_DEFAULT                                          0x00000000
#define regCB_PERFCOUNTER0_SELECT_DEFAULT                                         0x000fffff
#define regCB_PERFCOUNTER0_SELECT1_DEFAULT                                        0x000fffff
#define regCB_PERFCOUNTER1_SELECT_DEFAULT                                         0x000003ff
#define regCB_PERFCOUNTER2_SELECT_DEFAULT                                         0x000003ff
#define regCB_PERFCOUNTER3_SELECT_DEFAULT                                         0x000003ff
#define regDB_PERFCOUNTER0_SELECT_DEFAULT                                         0x000fffff
#define regDB_PERFCOUNTER0_SELECT1_DEFAULT                                        0x000fffff
#define regDB_PERFCOUNTER1_SELECT_DEFAULT                                         0x000fffff
#define regDB_PERFCOUNTER1_SELECT1_DEFAULT                                        0x000fffff
#define regDB_PERFCOUNTER2_SELECT_DEFAULT                                         0x000003ff
#define regDB_PERFCOUNTER3_SELECT_DEFAULT                                         0x000003ff
#define regRLC_SPM_PERFMON_CNTL_DEFAULT                                           0x00000000
#define regRLC_SPM_PERFMON_RING_BASE_LO_DEFAULT                                   0x00000000
#define regRLC_SPM_PERFMON_RING_BASE_HI_DEFAULT                                   0x00000000
#define regRLC_SPM_PERFMON_RING_SIZE_DEFAULT                                      0x00000000
#define regRLC_SPM_RING_WRPTR_DEFAULT                                             0x00000000
#define regRLC_SPM_RING_RDPTR_DEFAULT                                             0x00000000
#define regRLC_SPM_SEGMENT_THRESHOLD_DEFAULT                                      0x00000000
#define regRLC_SPM_PERFMON_SEGMENT_SIZE_DEFAULT                                   0x00000000
#define regRLC_SPM_GLOBAL_MUXSEL_ADDR_DEFAULT                                     0x00000000
#define regRLC_SPM_GLOBAL_MUXSEL_DATA_DEFAULT                                     0x00000000
#define regRLC_SPM_SE_MUXSEL_ADDR_DEFAULT                                         0x00000000
#define regRLC_SPM_SE_MUXSEL_DATA_DEFAULT                                         0x00000000
#define regRLC_SPM_ACCUM_DATARAM_ADDR_DEFAULT                                     0x00000000
#define regRLC_SPM_ACCUM_DATARAM_DATA_DEFAULT                                     0x00000000
#define regRLC_SPM_ACCUM_SWA_DATARAM_ADDR_DEFAULT                                 0x00000000
#define regRLC_SPM_ACCUM_SWA_DATARAM_DATA_DEFAULT                                 0x00000000
#define regRLC_SPM_ACCUM_CTRLRAM_ADDR_DEFAULT                                     0x00000000
#define regRLC_SPM_ACCUM_CTRLRAM_DATA_DEFAULT                                     0x00000000
#define regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET_DEFAULT                              0x00000008
#define regRLC_SPM_ACCUM_STATUS_DEFAULT                                           0x00184800
#define regRLC_SPM_ACCUM_CTRL_DEFAULT                                             0x00000000
#define regRLC_SPM_ACCUM_MODE_DEFAULT                                             0x007fe004
#define regRLC_SPM_ACCUM_THRESHOLD_DEFAULT                                        0x00000001
#define regRLC_SPM_ACCUM_SAMPLES_REQUESTED_DEFAULT                                0x00000001
#define regRLC_SPM_ACCUM_DATARAM_WRCOUNT_DEFAULT                                  0x00000000
#define regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS_DEFAULT                       0x0000ffff
#define regRLC_SPM_PAUSE_DEFAULT                                                  0x00000000
#define regRLC_SPM_STATUS_DEFAULT                                                 0x00000000
#define regRLC_SPM_GFXCLOCK_LOWCOUNT_DEFAULT                                      0x00000000
#define regRLC_SPM_GFXCLOCK_HIGHCOUNT_DEFAULT                                     0x00000000
#define regRLC_SPM_MODE_DEFAULT                                                   0x00000000
#define regRLC_SPM_RSPM_REQ_DATA_LO_DEFAULT                                       0x00000000
#define regRLC_SPM_RSPM_REQ_DATA_HI_DEFAULT                                       0x00000000
#define regRLC_SPM_RSPM_REQ_OP_DEFAULT                                            0x00000000
#define regRLC_SPM_RSPM_RET_DATA_DEFAULT                                          0x00000000
#define regRLC_SPM_RSPM_RET_OP_DEFAULT                                            0x00000000
#define regRLC_SPM_SE_RSPM_REQ_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_SPM_SE_RSPM_REQ_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_SPM_SE_RSPM_REQ_OP_DEFAULT                                         0x00000000
#define regRLC_SPM_SE_RSPM_RET_DATA_DEFAULT                                       0x00000000
#define regRLC_SPM_SE_RSPM_RET_OP_DEFAULT                                         0x00000000
#define regRLC_SPM_RSPM_CMD_DEFAULT                                               0x00000000
#define regRLC_SPM_RSPM_CMD_ACK_DEFAULT                                           0x00000000
#define regRLC_SPM_SPARE_DEFAULT                                                  0x00000000
#define regRLC_PERFMON_CNTL_DEFAULT                                               0x00000000
#define regRLC_PERFCOUNTER0_SELECT_DEFAULT                                        0x00000000
#define regRLC_PERFCOUNTER1_SELECT_DEFAULT                                        0x00000000
#define regRLC_GPU_IOV_PERF_CNT_CNTL_DEFAULT                                      0x00000000
#define regRLC_GPU_IOV_PERF_CNT_WR_ADDR_DEFAULT                                   0x00000000
#define regRLC_GPU_IOV_PERF_CNT_WR_DATA_DEFAULT                                   0x00000000
#define regRLC_GPU_IOV_PERF_CNT_RD_ADDR_DEFAULT                                   0x00000000
#define regRLC_GPU_IOV_PERF_CNT_RD_DATA_DEFAULT                                   0x00000000
#define regRMI_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regRMI_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regRMI_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regRMI_PERFCOUNTER2_SELECT_DEFAULT                                        0x000fffff
#define regRMI_PERFCOUNTER2_SELECT1_DEFAULT                                       0x000fffff
#define regRMI_PERFCOUNTER3_SELECT_DEFAULT                                        0x000003ff
#define regRMI_PERF_COUNTER_CNTL_DEFAULT                                          0x00080240
#define regGCR_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regGCR_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regGCR_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regPA_PH_PERFCOUNTER0_SELECT_DEFAULT                                      0x000fffff
#define regPA_PH_PERFCOUNTER0_SELECT1_DEFAULT                                     0x000fffff
#define regPA_PH_PERFCOUNTER1_SELECT_DEFAULT                                      0x000fffff
#define regPA_PH_PERFCOUNTER2_SELECT_DEFAULT                                      0x000fffff
#define regPA_PH_PERFCOUNTER3_SELECT_DEFAULT                                      0x000fffff
#define regPA_PH_PERFCOUNTER4_SELECT_DEFAULT                                      0x000003ff
#define regPA_PH_PERFCOUNTER5_SELECT_DEFAULT                                      0x000003ff
#define regPA_PH_PERFCOUNTER6_SELECT_DEFAULT                                      0x000003ff
#define regPA_PH_PERFCOUNTER7_SELECT_DEFAULT                                      0x000003ff
#define regPA_PH_PERFCOUNTER1_SELECT1_DEFAULT                                     0x000fffff
#define regPA_PH_PERFCOUNTER2_SELECT1_DEFAULT                                     0x000fffff
#define regPA_PH_PERFCOUNTER3_SELECT1_DEFAULT                                     0x000fffff
#define regUTCL1_PERFCOUNTER0_SELECT_DEFAULT                                      0x000003ff
#define regUTCL1_PERFCOUNTER1_SELECT_DEFAULT                                      0x000003ff
#define regUTCL1_PERFCOUNTER2_SELECT_DEFAULT                                      0x000003ff
#define regUTCL1_PERFCOUNTER3_SELECT_DEFAULT                                      0x000003ff
#define regGL1A_PERFCOUNTER0_SELECT_DEFAULT                                       0x000fffff
#define regGL1A_PERFCOUNTER0_SELECT1_DEFAULT                                      0x000fffff
#define regGL1A_PERFCOUNTER1_SELECT_DEFAULT                                       0x000003ff
#define regGL1A_PERFCOUNTER2_SELECT_DEFAULT                                       0x000003ff
#define regGL1A_PERFCOUNTER3_SELECT_DEFAULT                                       0x000003ff
#define regGL1H_PERFCOUNTER0_SELECT_DEFAULT                                       0x000fffff
#define regGL1H_PERFCOUNTER0_SELECT1_DEFAULT                                      0x000fffff
#define regGL1H_PERFCOUNTER1_SELECT_DEFAULT                                       0x000003ff
#define regGL1H_PERFCOUNTER2_SELECT_DEFAULT                                       0x000003ff
#define regGL1H_PERFCOUNTER3_SELECT_DEFAULT                                       0x000003ff
#define regCHA_PERFCOUNTER0_SELECT_DEFAULT                                        0x000fffff
#define regCHA_PERFCOUNTER0_SELECT1_DEFAULT                                       0x000fffff
#define regCHA_PERFCOUNTER1_SELECT_DEFAULT                                        0x000003ff
#define regCHA_PERFCOUNTER2_SELECT_DEFAULT                                        0x000003ff
#define regCHA_PERFCOUNTER3_SELECT_DEFAULT                                        0x000003ff
#define regGUS_PERFCOUNTER2_SELECT_DEFAULT                                        0x000fffff
#define regGUS_PERFCOUNTER2_SELECT1_DEFAULT                                       0x000fffff
#define regGUS_PERFCOUNTER2_MODE_DEFAULT                                          0x00000000
#define regGUS_PERFCOUNTER0_CFG_DEFAULT                                           0x00000000
#define regGUS_PERFCOUNTER1_CFG_DEFAULT                                           0x00000000
#define regGUS_PERFCOUNTER_RSLT_CNTL_DEFAULT                                      0x04000000


// addressBlock: gc_gcvml2perfsdec
#define regGCVML2_PERFCOUNTER2_0_SELECT_DEFAULT                                   0x000fffff
#define regGCVML2_PERFCOUNTER2_1_SELECT_DEFAULT                                   0x000fffff
#define regGCVML2_PERFCOUNTER2_0_SELECT1_DEFAULT                                  0x000fffff
#define regGCVML2_PERFCOUNTER2_1_SELECT1_DEFAULT                                  0x000fffff
#define regGCVML2_PERFCOUNTER2_0_MODE_DEFAULT                                     0x00000000
#define regGCVML2_PERFCOUNTER2_1_MODE_DEFAULT                                     0x00000000


// addressBlock: gc_gcvml2pldec
#define regGCMC_VM_L2_PERFCOUNTER0_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER1_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER2_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER3_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER4_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER5_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER6_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER7_CFG_DEFAULT                                    0x00000000
#define regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL_DEFAULT                               0x04000000
#define regGCUTCL2_PERFCOUNTER0_CFG_DEFAULT                                       0x00000000
#define regGCUTCL2_PERFCOUNTER1_CFG_DEFAULT                                       0x00000000
#define regGCUTCL2_PERFCOUNTER2_CFG_DEFAULT                                       0x00000000
#define regGCUTCL2_PERFCOUNTER3_CFG_DEFAULT                                       0x00000000
#define regGCUTCL2_PERFCOUNTER_RSLT_CNTL_DEFAULT                                  0x04000000


// addressBlock: gc_sdma0_sdma0perfsdec
#define regSDMA0_PERFCNT_PERFCOUNTER0_CFG_DEFAULT                                 0x0000ffff
#define regSDMA0_PERFCNT_PERFCOUNTER1_CFG_DEFAULT                                 0x0000ffff
#define regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL_DEFAULT                            0x04000000
#define regSDMA0_PERFCNT_MISC_CNTL_DEFAULT                                        0x00000000
#define regSDMA0_PERFCOUNTER0_SELECT_DEFAULT                                      0x000fffff
#define regSDMA0_PERFCOUNTER0_SELECT1_DEFAULT                                     0x000fffff
#define regSDMA0_PERFCOUNTER1_SELECT_DEFAULT                                      0x000fffff
#define regSDMA0_PERFCOUNTER1_SELECT1_DEFAULT                                     0x000fffff


// addressBlock: gc_sdma0_sdma1perfsdec
#define regSDMA1_PERFCNT_PERFCOUNTER0_CFG_DEFAULT                                 0x0000ffff
#define regSDMA1_PERFCNT_PERFCOUNTER1_CFG_DEFAULT                                 0x0000ffff
#define regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL_DEFAULT                            0x04000000
#define regSDMA1_PERFCNT_MISC_CNTL_DEFAULT                                        0x00000000
#define regSDMA1_PERFCOUNTER0_SELECT_DEFAULT                                      0x000fffff
#define regSDMA1_PERFCOUNTER0_SELECT1_DEFAULT                                     0x000fffff
#define regSDMA1_PERFCOUNTER1_SELECT_DEFAULT                                      0x000fffff
#define regSDMA1_PERFCOUNTER1_SELECT1_DEFAULT                                     0x000fffff


// addressBlock: gc_gfx_imu_gfx_imudec
#define regGFX_IMU_C2PMSG_0_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_1_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_2_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_3_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_4_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_5_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_6_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_7_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_8_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_9_DEFAULT                                               0x00000000
#define regGFX_IMU_C2PMSG_10_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_11_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_12_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_13_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_14_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_15_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_16_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_17_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_18_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_19_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_20_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_21_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_22_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_23_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_24_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_25_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_26_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_27_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_28_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_29_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_30_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_31_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_32_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_33_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_34_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_35_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_36_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_37_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_38_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_39_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_40_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_41_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_42_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_43_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_44_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_45_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_46_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_47_DEFAULT                                              0x00000000
#define regGFX_IMU_MSG_FLAGS_DEFAULT                                              0x00000000
#define regGFX_IMU_C2PMSG_ACCESS_CTRL0_DEFAULT                                    0x00000000
#define regGFX_IMU_C2PMSG_ACCESS_CTRL1_DEFAULT                                    0x00000000
#define regGFX_IMU_PWRMGT_IRQ_CTRL_DEFAULT                                        0x00000000
#define regGFX_IMU_MP1_MUTEX_DEFAULT                                              0x00000000
#define regGFX_IMU_RLC_DATA_4_DEFAULT                                             0x00000000
#define regGFX_IMU_RLC_DATA_3_DEFAULT                                             0x00000000
#define regGFX_IMU_RLC_DATA_2_DEFAULT                                             0x00000000
#define regGFX_IMU_RLC_DATA_1_DEFAULT                                             0x00000000
#define regGFX_IMU_RLC_DATA_0_DEFAULT                                             0x00000000
#define regGFX_IMU_RLC_CMD_DEFAULT                                                0x00000000
#define regGFX_IMU_RLC_MUTEX_DEFAULT                                              0x00000000
#define regGFX_IMU_RLC_MSG_STATUS_DEFAULT                                         0x00000000
#define regRLC_GFX_IMU_DATA_0_DEFAULT                                             0x00000000
#define regRLC_GFX_IMU_CMD_DEFAULT                                                0x00000000
#define regGFX_IMU_RLC_STATUS_DEFAULT                                             0x00000000
#define regGFX_IMU_STATUS_DEFAULT                                                 0x00000000
#define regGFX_IMU_SOC_DATA_DEFAULT                                               0x00000000
#define regGFX_IMU_SOC_ADDR_DEFAULT                                               0x00000000
#define regGFX_IMU_SOC_REQ_DEFAULT                                                0x00000000
#define regGFX_IMU_VF_CTRL_DEFAULT                                                0x00000080
#define regGFX_IMU_TELEMETRY_DEFAULT                                              0x00003000
#define regGFX_IMU_TELEMETRY_DATA_DEFAULT                                         0x00000000
#define regGFX_IMU_TELEMETRY_TEMPERATURE_DEFAULT                                  0x00000000
#define regGFX_IMU_SCRATCH_0_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_1_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_2_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_3_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_4_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_5_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_6_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_7_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_8_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_9_DEFAULT                                              0x00000000
#define regGFX_IMU_SCRATCH_10_DEFAULT                                             0x00000000
#define regGFX_IMU_SCRATCH_11_DEFAULT                                             0x00000000
#define regGFX_IMU_SCRATCH_12_DEFAULT                                             0x00000000
#define regGFX_IMU_SCRATCH_13_DEFAULT                                             0x00000000
#define regGFX_IMU_SCRATCH_14_DEFAULT                                             0x00000000
#define regGFX_IMU_SCRATCH_15_DEFAULT                                             0x00000000
#define regGFX_IMU_FW_GTS_LO_DEFAULT                                              0x00000000
#define regGFX_IMU_FW_GTS_HI_DEFAULT                                              0x00000000
#define regGFX_IMU_GTS_OFFSET_LO_DEFAULT                                          0x00000000
#define regGFX_IMU_GTS_OFFSET_HI_DEFAULT                                          0x00000000
#define regGFX_IMU_RLC_GTS_OFFSET_LO_DEFAULT                                      0x00000000
#define regGFX_IMU_RLC_GTS_OFFSET_HI_DEFAULT                                      0x00000000
#define regGFX_IMU_CORE_INT_STATUS_DEFAULT                                        0x00000000
#define regGFX_IMU_PIC_INT_MASK_DEFAULT                                           0x00000000
#define regGFX_IMU_PIC_INT_LVL_DEFAULT                                            0x00000000
#define regGFX_IMU_PIC_INT_EDGE_DEFAULT                                           0x00000000
#define regGFX_IMU_PIC_INT_PRI_0_DEFAULT                                          0x03020100
#define regGFX_IMU_PIC_INT_PRI_1_DEFAULT                                          0x07060504
#define regGFX_IMU_PIC_INT_PRI_2_DEFAULT                                          0x0b0a0908
#define regGFX_IMU_PIC_INT_PRI_3_DEFAULT                                          0x0f0e0d0c
#define regGFX_IMU_PIC_INT_PRI_4_DEFAULT                                          0x13121110
#define regGFX_IMU_PIC_INT_PRI_5_DEFAULT                                          0x17161514
#define regGFX_IMU_PIC_INT_PRI_6_DEFAULT                                          0x1b1a1918
#define regGFX_IMU_PIC_INT_PRI_7_DEFAULT                                          0x1f1e1d1c
#define regGFX_IMU_PIC_INT_STATUS_DEFAULT                                         0x00000000
#define regGFX_IMU_PIC_INTR_DEFAULT                                               0x00000001
#define regGFX_IMU_PIC_INTR_ID_DEFAULT                                            0x00000000
#define regGFX_IMU_IH_CTRL_1_DEFAULT                                              0x00000000
#define regGFX_IMU_IH_CTRL_2_DEFAULT                                              0x80000000
#define regGFX_IMU_IH_CTRL_3_DEFAULT                                              0x00000000
#define regGFX_IMU_IH_STATUS_DEFAULT                                              0x00000000
#define regGFX_IMU_FUSESTRAP_DEFAULT                                              0x00000000
#define regGFX_IMU_SMUIO_VIDCHG_CTRL_DEFAULT                                      0x00000000
#define regGFX_IMU_GFXCLK_BYPASS_CTRL_DEFAULT                                     0x00000001
#define regGFX_IMU_CLK_CTRL_DEFAULT                                               0x20680013
#define regGFX_IMU_DOORBELL_CONTROL_DEFAULT                                       0x00000000
#define regGFX_IMU_RLC_CG_CTRL_DEFAULT                                            0x00000000
#define regGFX_IMU_RLC_THROTTLE_GFX_DEFAULT                                       0x00000000
#define regGFX_IMU_RLC_RESET_VECTOR_DEFAULT                                       0x00000000
#define regGFX_IMU_RLC_OVERRIDE_DEFAULT                                           0x00000000
#define regGFX_IMU_DPM_CONTROL_DEFAULT                                            0x00000000
#define regGFX_IMU_DPM_ACC_DEFAULT                                                0x00000000
#define regGFX_IMU_DPM_REF_COUNTER_DEFAULT                                        0x00000000
#define regGFX_IMU_RLC_RAM_INDEX_DEFAULT                                          0x00000000
#define regGFX_IMU_RLC_RAM_ADDR_HIGH_DEFAULT                                      0x00000000
#define regGFX_IMU_RLC_RAM_ADDR_LOW_DEFAULT                                       0x00000000
#define regGFX_IMU_RLC_RAM_DATA_DEFAULT                                           0x00000000
#define regGFX_IMU_FENCE_CTRL_DEFAULT                                             0x00000002
#define regGFX_IMU_FENCE_LOG_INIT_DEFAULT                                         0x00000000
#define regGFX_IMU_FENCE_LOG_ADDR_DEFAULT                                         0x00000000
#define regGFX_IMU_PROGRAM_CTR_DEFAULT                                            0x00000000
#define regGFX_IMU_CORE_CTRL_DEFAULT                                              0x00000009
#define regGFX_IMU_CORE_STATUS_DEFAULT                                            0x00000000
#define regGFX_IMU_PWROKRAW_DEFAULT                                               0x00000000
#define regGFX_IMU_PWROK_DEFAULT                                                  0x00000000
#define regGFX_IMU_GAP_PWROK_DEFAULT                                              0x00000000
#define regGFX_IMU_RESETn_DEFAULT                                                 0x00000000
#define regGFX_IMU_GFX_RESET_CTRL_DEFAULT                                         0x00000010
#define regGFX_IMU_AEB_OVERRIDE_DEFAULT                                           0x00000000
#define regGFX_IMU_VDCI_RESET_CTRL_DEFAULT                                        0x0000000e
#define regGFX_IMU_GFX_ISO_CTRL_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER0_CTRL0_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER0_CTRL1_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER0_CMP_AUTOINC_DEFAULT                                     0x00000000
#define regGFX_IMU_TIMER0_CMP_INTEN_DEFAULT                                       0x00000000
#define regGFX_IMU_TIMER0_CMP0_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER0_CMP1_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER0_CMP3_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER0_VALUE_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER1_CTRL0_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER1_CTRL1_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER1_CMP_AUTOINC_DEFAULT                                     0x00000000
#define regGFX_IMU_TIMER1_CMP_INTEN_DEFAULT                                       0x00000000
#define regGFX_IMU_TIMER1_CMP0_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER1_CMP1_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER1_CMP3_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER1_VALUE_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER2_CTRL0_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER2_CTRL1_DEFAULT                                           0x00000000
#define regGFX_IMU_TIMER2_CMP_AUTOINC_DEFAULT                                     0x00000000
#define regGFX_IMU_TIMER2_CMP_INTEN_DEFAULT                                       0x00000000
#define regGFX_IMU_TIMER2_CMP0_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER2_CMP1_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER2_CMP3_DEFAULT                                            0x00000000
#define regGFX_IMU_TIMER2_VALUE_DEFAULT                                           0x00000000
#define regGFX_IMU_FUSE_CTRL_DEFAULT                                              0x00000000
#define regGFX_IMU_D_RAM_ADDR_DEFAULT                                             0x00000000
#define regGFX_IMU_D_RAM_DATA_DEFAULT                                             0x00000000
#define regGFX_IMU_GFX_IH_GASKET_CTRL_DEFAULT                                     0x00000001


// addressBlock: gc_gdfll_gdfll_dec
#define regGDFLL_EDC_HYSTERESIS_CNTL_DEFAULT                                      0x00000001
#define regGDFLL_EDC_HYSTERESIS_STAT_DEFAULT                                      0x00000000


// addressBlock: gc_gdfll_se_gdfll_dec
#define regGDFLL_SE_EDC_HYSTERESIS_CNTL_DEFAULT                                   0x00000001
#define regGDFLL_SE_EDC_HYSTERESIS_STAT_DEFAULT                                   0x00000000


// addressBlock: gc_grtavfs_grtavfs_dec
#define regGRTAVFS_RTAVFS_REG_ADDR_DEFAULT                                        0x00000000
#define regGRTAVFS_RTAVFS_WR_DATA_DEFAULT                                         0x00000000
#define regGRTAVFS_GENERAL_0_DEFAULT                                              0x00000000
#define regGRTAVFS_RTAVFS_RD_DATA_DEFAULT                                         0x00000000
#define regGRTAVFS_RTAVFS_REG_CTRL_DEFAULT                                        0x00000000
#define regGRTAVFS_RTAVFS_REG_STATUS_DEFAULT                                      0x00000000
#define regGRTAVFS_TARG_FREQ_DEFAULT                                              0x00000000
#define regGRTAVFS_TARG_VOLT_DEFAULT                                              0x00000000
#define regGRTAVFS_SOFT_RESET_DEFAULT                                             0x00000001
#define regGRTAVFS_PSM_CNTL_DEFAULT                                               0x00000000
#define regGRTAVFS_CLK_CNTL_DEFAULT                                               0x00000003


// addressBlock: gc_grtavfsdec
#define regRTAVFS_RTAVFS_REG_ADDR_DEFAULT                                         0x00000000
#define regRTAVFS_RTAVFS_WR_DATA_DEFAULT                                          0x00000000


// addressBlock: gc_grtavfs_se_grtavfs_dec
#define regGRTAVFS_SE_RTAVFS_REG_ADDR_DEFAULT                                     0x00000000
#define regGRTAVFS_SE_RTAVFS_WR_DATA_DEFAULT                                      0x00000000
#define regGRTAVFS_SE_GENERAL_0_DEFAULT                                           0x00000000
#define regGRTAVFS_SE_RTAVFS_RD_DATA_DEFAULT                                      0x00000000
#define regGRTAVFS_SE_RTAVFS_REG_CTRL_DEFAULT                                     0x00000000
#define regGRTAVFS_SE_RTAVFS_REG_STATUS_DEFAULT                                   0x00000000
#define regGRTAVFS_SE_TARG_FREQ_DEFAULT                                           0x00000000
#define regGRTAVFS_SE_TARG_VOLT_DEFAULT                                           0x00000000
#define regGRTAVFS_SE_SOFT_RESET_DEFAULT                                          0x00000001
#define regGRTAVFS_SE_PSM_CNTL_DEFAULT                                            0x00000000
#define regGRTAVFS_SE_CLK_CNTL_DEFAULT                                            0x00000003


// addressBlock: gc_rlcdec
#define regRLC_CNTL_DEFAULT                                                       0x00000001
#define regRLC_F32_UCODE_VERSION_DEFAULT                                          0x00000000
#define regRLC_STAT_DEFAULT                                                       0x00000000
#define regRLC_REFCLOCK_TIMESTAMP_LSB_DEFAULT                                     0x00000000
#define regRLC_REFCLOCK_TIMESTAMP_MSB_DEFAULT                                     0x00000000
#define regRLC_GPM_TIMER_INT_0_DEFAULT                                            0x00000063
#define regRLC_GPM_TIMER_INT_1_DEFAULT                                            0x00000063
#define regRLC_GPM_TIMER_INT_2_DEFAULT                                            0x00000063
#define regRLC_GPM_TIMER_INT_3_DEFAULT                                            0x00000063
#define regRLC_GPM_TIMER_INT_4_DEFAULT                                            0x00000063
#define regRLC_GPM_TIMER_CTRL_DEFAULT                                             0x00000000
#define regRLC_GPM_TIMER_STAT_DEFAULT                                             0x00000000
#define regRLC_GPM_LEGACY_INT_STAT_DEFAULT                                        0x00000000
#define regRLC_GPM_LEGACY_INT_CLEAR_DEFAULT                                       0x00000000
#define regRLC_INT_STAT_DEFAULT                                                   0x00000000
#define regRLC_MGCG_CTRL_DEFAULT                                                  0x00000800
#define regRLC_JUMP_TABLE_RESTORE_DEFAULT                                         0x00000000
#define regRLC_PG_DELAY_2_DEFAULT                                                 0x00000004
#define regRLC_GPU_CLOCK_COUNT_LSB_DEFAULT                                        0x00000000
#define regRLC_GPU_CLOCK_COUNT_MSB_DEFAULT                                        0x00000000
#define regRLC_CAPTURE_GPU_CLOCK_COUNT_DEFAULT                                    0x00000000
#define regRLC_UCODE_CNTL_DEFAULT                                                 0x00000000
#define regRLC_GPM_THREAD_RESET_DEFAULT                                           0x00000004
#define regRLC_GPM_CP_DMA_COMPLETE_T0_DEFAULT                                     0x00000000
#define regRLC_GPM_CP_DMA_COMPLETE_T1_DEFAULT                                     0x00000000
#define regRLC_GPM_THREAD_INVALIDATE_CACHE_DEFAULT                                0x00000004
#define regRLC_CLK_COUNT_GFXCLK_LSB_DEFAULT                                       0x00000000
#define regRLC_CLK_COUNT_GFXCLK_MSB_DEFAULT                                       0x00000000
#define regRLC_CLK_COUNT_REFCLK_LSB_DEFAULT                                       0x00000000
#define regRLC_CLK_COUNT_REFCLK_MSB_DEFAULT                                       0x00000000
#define regRLC_CLK_COUNT_CTRL_DEFAULT                                             0x00000000
#define regRLC_CLK_COUNT_STAT_DEFAULT                                             0x00000000
#define regRLC_RLCG_DOORBELL_CNTL_DEFAULT                                         0x00260000
#define regRLC_RLCG_DOORBELL_STAT_DEFAULT                                         0x00000000
#define regRLC_RLCG_DOORBELL_0_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_0_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_1_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_1_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_2_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_2_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_3_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCG_DOORBELL_3_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_GPU_CLOCK_32_RES_SEL_DEFAULT                                       0x00000000
#define regRLC_GPU_CLOCK_32_DEFAULT                                               0x00000000
#define regRLC_PG_CNTL_DEFAULT                                                    0x00000000
#define regRLC_GPM_THREAD_PRIORITY_DEFAULT                                        0x08080808
#define regRLC_GPM_THREAD_ENABLE_DEFAULT                                          0x00000001
#define regRLC_RLCG_DOORBELL_RANGE_DEFAULT                                        0x00000000
#define regRLC_CGTT_MGCG_OVERRIDE_DEFAULT                                         0x000607ff
#define regRLC_CGCG_CGLS_CTRL_DEFAULT                                             0x0001003c
#define regRLC_CGCG_RAMP_CTRL_DEFAULT                                             0x00021711
#define regRLC_DYN_PG_STATUS_DEFAULT                                              0xffffffff
#define regRLC_DYN_PG_REQUEST_DEFAULT                                             0xffffffff
#define regRLC_PG_DELAY_DEFAULT                                                   0x00101010
#define regRLC_WGP_STATUS_DEFAULT                                                 0x00000000
#define regRLC_PG_ALWAYS_ON_WGP_MASK_DEFAULT                                      0x00000003
#define regRLC_MAX_PG_WGP_DEFAULT                                                 0x00000008
#define regRLC_AUTO_PG_CTRL_DEFAULT                                               0x00000000
#define regRLC_SERDES_RD_INDEX_DEFAULT                                            0x00000000
#define regRLC_SERDES_RD_DATA_0_DEFAULT                                           0x00000000
#define regRLC_SERDES_RD_DATA_1_DEFAULT                                           0x00000000
#define regRLC_SERDES_RD_DATA_2_DEFAULT                                           0x00000000
#define regRLC_SERDES_RD_DATA_3_DEFAULT                                           0x00000000
#define regRLC_SERDES_MASK_DEFAULT                                                0x00000000
#define regRLC_SERDES_CTRL_DEFAULT                                                0x00000000
#define regRLC_SERDES_DATA_DEFAULT                                                0x00000000
#define regRLC_SERDES_BUSY_DEFAULT                                                0x00000000
#define regRLC_GPM_GENERAL_0_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_1_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_2_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_3_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_4_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_5_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_6_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_7_DEFAULT                                              0x00000000
#define regRLC_STATIC_PG_STATUS_DEFAULT                                           0xffffffff
#define regRLC_GPM_GENERAL_16_DEFAULT                                             0x00000000
#define regRLC_PG_DELAY_3_DEFAULT                                                 0x00000000
#define regRLC_GPR_REG1_DEFAULT                                                   0x00000000
#define regRLC_GPR_REG2_DEFAULT                                                   0x00000000
#define regRLC_GPM_INT_DISABLE_TH0_DEFAULT                                        0xffffffff
#define regRLC_GPM_LEGACY_INT_DISABLE_DEFAULT                                     0x0000000f
#define regRLC_GPM_INT_FORCE_TH0_DEFAULT                                          0x00000000
#define regRLC_SRM_CNTL_DEFAULT                                                   0x00000002
#define regRLC_SRM_GPM_COMMAND_STATUS_DEFAULT                                     0x00000001
#define regRLC_SRM_INDEX_CNTL_ADDR_0_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_1_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_2_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_3_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_4_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_5_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_6_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_ADDR_7_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_0_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_1_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_2_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_3_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_4_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_5_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_6_DEFAULT                                      0x00000000
#define regRLC_SRM_INDEX_CNTL_DATA_7_DEFAULT                                      0x00000000
#define regRLC_SRM_STAT_DEFAULT                                                   0x00000000
#define regRLC_GPM_GENERAL_8_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_9_DEFAULT                                              0x00000000
#define regRLC_GPM_GENERAL_10_DEFAULT                                             0x00000000
#define regRLC_GPM_GENERAL_11_DEFAULT                                             0x00000000
#define regRLC_GPM_GENERAL_12_DEFAULT                                             0x00000000
#define regRLC_GPM_UTCL1_CNTL_0_DEFAULT                                           0x00000080
#define regRLC_GPM_UTCL1_CNTL_1_DEFAULT                                           0x00000080
#define regRLC_GPM_UTCL1_CNTL_2_DEFAULT                                           0x00000080
#define regRLC_SPM_UTCL1_CNTL_DEFAULT                                             0x00000080
#define regRLC_UTCL1_STATUS_2_DEFAULT                                             0x00000000
#define regRLC_SPM_UTCL1_ERROR_1_DEFAULT                                          0x00000000
#define regRLC_SPM_UTCL1_ERROR_2_DEFAULT                                          0x00000000
#define regRLC_GPM_UTCL1_TH0_ERROR_1_DEFAULT                                      0x00000000
#define regRLC_GPM_UTCL1_TH0_ERROR_2_DEFAULT                                      0x00000000
#define regRLC_GPM_UTCL1_TH1_ERROR_1_DEFAULT                                      0x00000000
#define regRLC_GPM_UTCL1_TH1_ERROR_2_DEFAULT                                      0x00000000
#define regRLC_GPM_UTCL1_TH2_ERROR_1_DEFAULT                                      0x00000000
#define regRLC_GPM_UTCL1_TH2_ERROR_2_DEFAULT                                      0x00000000
#define regRLC_CGCG_CGLS_CTRL_3D_DEFAULT                                          0x0001003c
#define regRLC_CGCG_RAMP_CTRL_3D_DEFAULT                                          0x00021711
#define regRLC_SEMAPHORE_0_DEFAULT                                                0x00000000
#define regRLC_SEMAPHORE_1_DEFAULT                                                0x00000000
#define regRLC_SEMAPHORE_2_DEFAULT                                                0x00000000
#define regRLC_SEMAPHORE_3_DEFAULT                                                0x00000000
#define regRLC_PACE_INT_STAT_DEFAULT                                              0x00000000
#define regRLC_UTCL1_STATUS_DEFAULT                                               0x00000000
#define regRLC_R2I_CNTL_0_DEFAULT                                                 0x00000000
#define regRLC_R2I_CNTL_1_DEFAULT                                                 0x00000000
#define regRLC_R2I_CNTL_2_DEFAULT                                                 0x00000000
#define regRLC_R2I_CNTL_3_DEFAULT                                                 0x00000000
#define regRLC_GPM_INT_STAT_TH0_DEFAULT                                           0x00000000
#define regRLC_GPM_GENERAL_13_DEFAULT                                             0x00000000
#define regRLC_GPM_GENERAL_14_DEFAULT                                             0x00000000
#define regRLC_GPM_GENERAL_15_DEFAULT                                             0x00000000
#define regRLC_CAPTURE_GPU_CLOCK_COUNT_1_DEFAULT                                  0x00000000
#define regRLC_GPU_CLOCK_COUNT_LSB_2_DEFAULT                                      0x00000000
#define regRLC_GPU_CLOCK_COUNT_MSB_2_DEFAULT                                      0x00000000
#define regRLC_PACE_INT_DISABLE_DEFAULT                                           0xffffffff
#define regRLC_CAPTURE_GPU_CLOCK_COUNT_2_DEFAULT                                  0x00000000
#define regRLC_RLCV_DOORBELL_RANGE_DEFAULT                                        0x00000000
#define regRLC_RLCV_DOORBELL_CNTL_DEFAULT                                         0x00260000
#define regRLC_RLCV_DOORBELL_STAT_DEFAULT                                         0x00000000
#define regRLC_RLCV_DOORBELL_0_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_0_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_1_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_1_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_2_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_2_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_3_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCV_DOORBELL_3_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_GPU_CLOCK_COUNT_LSB_1_DEFAULT                                      0x00000000
#define regRLC_GPU_CLOCK_COUNT_MSB_1_DEFAULT                                      0x00000000
#define regRLC_RLCV_SPARE_INT_DEFAULT                                             0x00000000
#define regRLC_PACE_TIMER_INT_0_DEFAULT                                           0x00000063
#define regRLC_PACE_TIMER_INT_1_DEFAULT                                           0x00000063
#define regRLC_PACE_TIMER_CTRL_DEFAULT                                            0x00000000
#define regRLC_SMU_CLK_REQ_DEFAULT                                                0x00000000
#define regRLC_CP_STAT_INVAL_STAT_DEFAULT                                         0x00000000
#define regRLC_CP_STAT_INVAL_CTRL_DEFAULT                                         0x00000007
#define regRLC_SPARE_DEFAULT                                                      0x00000000
#define regRLC_SPP_CTRL_DEFAULT                                                   0x00000000
#define regRLC_SPP_SHADER_PROFILE_EN_DEFAULT                                      0x00000000
#define regRLC_SPP_SSF_CAPTURE_EN_DEFAULT                                         0x00000000
#define regRLC_SPP_SSF_THRESHOLD_0_DEFAULT                                        0x01100110
#define regRLC_SPP_SSF_THRESHOLD_1_DEFAULT                                        0x01100110
#define regRLC_SPP_SSF_THRESHOLD_2_DEFAULT                                        0x01100110
#define regRLC_SPP_INFLIGHT_RD_ADDR_DEFAULT                                       0x00000000
#define regRLC_SPP_INFLIGHT_RD_DATA_DEFAULT                                       0x00000000
#define regRLC_SPP_PROF_INFO_1_DEFAULT                                            0x00000000
#define regRLC_SPP_PROF_INFO_2_DEFAULT                                            0x00000000
#define regRLC_SPP_GLOBAL_SH_ID_DEFAULT                                           0x00000000
#define regRLC_SPP_GLOBAL_SH_ID_VALID_DEFAULT                                     0x00000000
#define regRLC_SPP_STATUS_DEFAULT                                                 0x00000000
#define regRLC_SPP_PVT_STAT_0_DEFAULT                                             0x00000000
#define regRLC_SPP_PVT_STAT_1_DEFAULT                                             0x00000000
#define regRLC_SPP_PVT_STAT_2_DEFAULT                                             0x00000000
#define regRLC_SPP_PVT_STAT_3_DEFAULT                                             0x00000000
#define regRLC_SPP_PVT_LEVEL_MAX_DEFAULT                                          0x00000000
#define regRLC_SPP_STALL_STATE_UPDATE_DEFAULT                                     0x00000000
#define regRLC_SPP_PBB_INFO_DEFAULT                                               0x00000000
#define regRLC_SPP_RESET_DEFAULT                                                  0x00000000
#define regRLC_RLCP_DOORBELL_RANGE_DEFAULT                                        0x00000000
#define regRLC_RLCP_DOORBELL_CNTL_DEFAULT                                         0x00260000
#define regRLC_RLCP_DOORBELL_STAT_DEFAULT                                         0x00000000
#define regRLC_RLCP_DOORBELL_0_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_0_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_1_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_1_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_2_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_2_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_3_DATA_LO_DEFAULT                                    0x00000000
#define regRLC_RLCP_DOORBELL_3_DATA_HI_DEFAULT                                    0x00000000
#define regRLC_CAC_MASK_CNTL_DEFAULT                                              0x000000bf
#define regRLC_POWER_RESIDENCY_CNTR_CTRL_DEFAULT                                  0x00000000
#define regRLC_CLK_RESIDENCY_CNTR_CTRL_DEFAULT                                    0x00000000
#define regRLC_DS_RESIDENCY_CNTR_CTRL_DEFAULT                                     0x00000000
#define regRLC_ULV_RESIDENCY_CNTR_CTRL_DEFAULT                                    0x00000000
#define regRLC_PCC_RESIDENCY_CNTR_CTRL_DEFAULT                                    0x00000000
#define regRLC_GENERAL_RESIDENCY_CNTR_CTRL_DEFAULT                                0x00000000
#define regRLC_POWER_RESIDENCY_EVENT_CNTR_DEFAULT                                 0x00000000
#define regRLC_CLK_RESIDENCY_EVENT_CNTR_DEFAULT                                   0x00000000
#define regRLC_DS_RESIDENCY_EVENT_CNTR_DEFAULT                                    0x00000000
#define regRLC_ULV_RESIDENCY_EVENT_CNTR_DEFAULT                                   0x00000000
#define regRLC_PCC_RESIDENCY_EVENT_CNTR_DEFAULT                                   0x00000000
#define regRLC_GENERAL_RESIDENCY_EVENT_CNTR_DEFAULT                               0x00000000
#define regRLC_POWER_RESIDENCY_REF_CNTR_DEFAULT                                   0x00000000
#define regRLC_CLK_RESIDENCY_REF_CNTR_DEFAULT                                     0x00000000
#define regRLC_DS_RESIDENCY_REF_CNTR_DEFAULT                                      0x00000000
#define regRLC_ULV_RESIDENCY_REF_CNTR_DEFAULT                                     0x00000000
#define regRLC_PCC_RESIDENCY_REF_CNTR_DEFAULT                                     0x00000000
#define regRLC_GENERAL_RESIDENCY_REF_CNTR_DEFAULT                                 0x00000000
#define regRLC_GFX_IH_CLIENT_CTRL_DEFAULT                                         0x00000000
#define regRLC_GFX_IH_ARBITER_STAT_DEFAULT                                        0x00000000
#define regRLC_GFX_IH_CLIENT_SE_STAT_L_DEFAULT                                    0x00000000
#define regRLC_GFX_IH_CLIENT_SE_STAT_H_DEFAULT                                    0x00000000
#define regRLC_GFX_IH_CLIENT_SDMA_STAT_DEFAULT                                    0x00000000
#define regRLC_GFX_IH_CLIENT_OTHER_STAT_DEFAULT                                   0x00000000
#define regRLC_SPM_GLOBAL_DELAY_IND_ADDR_DEFAULT                                  0x00000000
#define regRLC_SPM_GLOBAL_DELAY_IND_DATA_DEFAULT                                  0x00000000
#define regRLC_SPM_SE_DELAY_IND_ADDR_DEFAULT                                      0x00000000
#define regRLC_SPM_SE_DELAY_IND_DATA_DEFAULT                                      0x00000000
#define regRLC_LX6_CNTL_DEFAULT                                                   0x00000001
#define regRLC_XT_CORE_STATUS_DEFAULT                                             0x00000000
#define regRLC_XT_CORE_INTERRUPT_DEFAULT                                          0x00000000
#define regRLC_XT_CORE_FAULT_INFO_DEFAULT                                         0x00000000
#define regRLC_XT_CORE_ALT_RESET_VEC_DEFAULT                                      0x00000000
#define regRLC_XT_CORE_RESERVED_DEFAULT                                           0x00000000
#define regRLC_XT_INT_VEC_FORCE_DEFAULT                                           0x00000000
#define regRLC_XT_INT_VEC_CLEAR_DEFAULT                                           0x00000000
#define regRLC_XT_INT_VEC_MUX_SEL_DEFAULT                                         0x00000000
#define regRLC_XT_INT_VEC_MUX_INT_SEL_DEFAULT                                     0x00000000
#define regRLC_GPU_CLOCK_COUNT_SPM_LSB_DEFAULT                                    0x00000000
#define regRLC_GPU_CLOCK_COUNT_SPM_MSB_DEFAULT                                    0x00000000
#define regRLC_SPM_THREAD_TRACE_CTRL_DEFAULT                                      0x00000000
#define regRLC_SPP_CAM_ADDR_DEFAULT                                               0x00000000
#define regRLC_SPP_CAM_DATA_DEFAULT                                               0x00000000
#define regRLC_SPP_CAM_EXT_ADDR_DEFAULT                                           0x00000000
#define regRLC_SPP_CAM_EXT_DATA_DEFAULT                                           0x00000000
#define regRLC_XT_DOORBELL_RANGE_DEFAULT                                          0x00000000
#define regRLC_XT_DOORBELL_CNTL_DEFAULT                                           0x00260000
#define regRLC_XT_DOORBELL_STAT_DEFAULT                                           0x00000000
#define regRLC_XT_DOORBELL_0_DATA_LO_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_0_DATA_HI_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_1_DATA_LO_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_1_DATA_HI_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_2_DATA_LO_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_2_DATA_HI_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_3_DATA_LO_DEFAULT                                      0x00000000
#define regRLC_XT_DOORBELL_3_DATA_HI_DEFAULT                                      0x00000000
#define regRLC_MEM_SLP_CNTL_DEFAULT                                               0x00020200
#define regSMU_RLC_RESPONSE_DEFAULT                                               0x00000000
#define regRLC_RLCV_SAFE_MODE_DEFAULT                                             0x00000000
#define regRLC_SMU_SAFE_MODE_DEFAULT                                              0x00000000
#define regRLC_RLCV_COMMAND_DEFAULT                                               0x00000000
#define regRLC_SMU_MESSAGE_DEFAULT                                                0x00000000
#define regRLC_SMU_MESSAGE_1_DEFAULT                                              0x00000000
#define regRLC_SMU_MESSAGE_2_DEFAULT                                              0x00000000
#define regRLC_SRM_GPM_COMMAND_DEFAULT                                            0x00000000
#define regRLC_SRM_GPM_ABORT_DEFAULT                                              0x00000000
#define regRLC_SMU_COMMAND_DEFAULT                                                0x00000000
#define regRLC_SMU_ARGUMENT_1_DEFAULT                                             0x00000000
#define regRLC_SMU_ARGUMENT_2_DEFAULT                                             0x00000000
#define regRLC_SMU_ARGUMENT_3_DEFAULT                                             0x00000000
#define regRLC_SMU_ARGUMENT_4_DEFAULT                                             0x00000000
#define regRLC_SMU_ARGUMENT_5_DEFAULT                                             0x00000000
#define regRLC_IMU_BOOTLOAD_ADDR_HI_DEFAULT                                       0x00000000
#define regRLC_IMU_BOOTLOAD_ADDR_LO_DEFAULT                                       0x00000000
#define regRLC_IMU_BOOTLOAD_SIZE_DEFAULT                                          0x00000000
#define regRLC_IMU_MISC_DEFAULT                                                   0x00000000
#define regRLC_IMU_RESET_VECTOR_DEFAULT                                           0x00000000


// addressBlock: gc_rlcsdec
#define regRLC_RLCS_DEC_START_DEFAULT                                             0x00000000
#define regRLC_RLCS_DEC_DUMP_ADDR_DEFAULT                                         0x00000000
#define regRLC_RLCS_EXCEPTION_REG_1_DEFAULT                                       0x0003b984
#define regRLC_RLCS_EXCEPTION_REG_2_DEFAULT                                       0x0003b984
#define regRLC_RLCS_EXCEPTION_REG_3_DEFAULT                                       0x0003b984
#define regRLC_RLCS_EXCEPTION_REG_4_DEFAULT                                       0x0003b984
#define regRLC_RLCS_CGCG_REQUEST_DEFAULT                                          0x00000003
#define regRLC_RLCS_CGCG_STATUS_DEFAULT                                           0x00000024
#define regRLC_RLCS_SOC_DS_CNTL_DEFAULT                                           0x00ff00c6
#define regRLC_RLCS_GFX_DS_CNTL_DEFAULT                                           0x00ff01c6
#define regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL_DEFAULT                                0x0000007f
#define regRLC_GPM_STAT_DEFAULT                                                   0x00b40016
#define regRLC_RLCS_GPM_STAT_DEFAULT                                              0x00b40016
#define regRLC_RLCS_ABORTED_PD_SEQUENCE_DEFAULT                                   0x00000000
#define regRLC_RLCS_DIDT_FORCE_STALL_DEFAULT                                      0x00000000
#define regRLC_RLCS_IOV_CMD_STATUS_DEFAULT                                        0x00000000
#define regRLC_RLCS_IOV_CNTX_LOC_SIZE_DEFAULT                                     0x00000000
#define regRLC_RLCS_IOV_SCH_BLOCK_DEFAULT                                         0x00000000
#define regRLC_RLCS_IOV_VM_BUSY_STATUS_DEFAULT                                    0x00000000
#define regRLC_RLCS_GPM_STAT_2_DEFAULT                                            0x00000000
#define regRLC_RLCS_GRBM_SOFT_RESET_DEFAULT                                       0x00000001
#define regRLC_RLCS_PG_CHANGE_STATUS_DEFAULT                                      0x00000000
#define regRLC_RLCS_PG_CHANGE_READ_DEFAULT                                        0x00000000
#define regRLC_RLCS_IH_SEMAPHORE_DEFAULT                                          0x00000000
#define regRLC_RLCS_IH_COOKIE_SEMAPHORE_DEFAULT                                   0x00000000
#define regRLC_RLCS_WGP_STATUS_DEFAULT                                            0x00000000
#define regRLC_RLCS_WGP_READ_DEFAULT                                              0x00000000
#define regRLC_RLCS_CP_INT_CTRL_1_DEFAULT                                         0x00000000
#define regRLC_RLCS_CP_INT_CTRL_2_DEFAULT                                         0x00000000
#define regRLC_RLCS_CP_INT_INFO_1_DEFAULT                                         0x00000000
#define regRLC_RLCS_CP_INT_INFO_2_DEFAULT                                         0x00000000
#define regRLC_RLCS_SPM_INT_CTRL_DEFAULT                                          0x00000000
#define regRLC_RLCS_SPM_INT_INFO_1_DEFAULT                                        0x00000000
#define regRLC_RLCS_SPM_INT_INFO_2_DEFAULT                                        0x00000000
#define regRLC_RLCS_DSM_TRIG_DEFAULT                                              0x00000000
#define regRLC_RLCS_BOOTLOAD_STATUS_DEFAULT                                       0x00000000
#define regRLC_RLCS_POWER_BRAKE_CNTL_DEFAULT                                      0x00000004
#define regRLC_RLCS_POWER_BRAKE_CNTL_TH1_DEFAULT                                  0x00000004
#define regRLC_RLCS_GRBM_IDLE_BUSY_STAT_DEFAULT                                   0x00000000
#define regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL_DEFAULT                               0x00000000
#define regRLC_RLCS_CMP_IDLE_CNTL_DEFAULT                                         0x00000100
#define regRLC_RLCS_GENERAL_0_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_1_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_2_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_3_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_4_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_5_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_6_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_7_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_8_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_9_DEFAULT                                             0x00000000
#define regRLC_RLCS_GENERAL_10_DEFAULT                                            0x00000000
#define regRLC_RLCS_GENERAL_11_DEFAULT                                            0x00000000
#define regRLC_RLCS_GENERAL_12_DEFAULT                                            0x00000000
#define regRLC_RLCS_GENERAL_13_DEFAULT                                            0x00000000
#define regRLC_RLCS_GENERAL_14_DEFAULT                                            0x00000000
#define regRLC_RLCS_GENERAL_15_DEFAULT                                            0x00000000
#define regRLC_RLCS_GENERAL_16_DEFAULT                                            0x00000000
#define regRLC_RLCS_AUXILIARY_REG_1_DEFAULT                                       0x0003b984
#define regRLC_RLCS_AUXILIARY_REG_2_DEFAULT                                       0x0003b984
#define regRLC_RLCS_AUXILIARY_REG_3_DEFAULT                                       0x0003b984
#define regRLC_RLCS_AUXILIARY_REG_4_DEFAULT                                       0x0003b984
#define regRLC_RLCS_SPM_SQTT_MODE_DEFAULT                                         0x00000000
#define regRLC_RLCS_CP_DMA_SRCID_OVER_DEFAULT                                     0x00000000
#define regRLC_RLCS_BOOTLOAD_ID_STATUS1_DEFAULT                                   0x00000000
#define regRLC_RLCS_BOOTLOAD_ID_STATUS2_DEFAULT                                   0x00000000
#define regRLC_RLCS_IMU_VIDCHG_CNTL_DEFAULT                                       0x00000000
#define regRLC_RLCS_EDC_INT_CNTL_DEFAULT                                          0x00000000
#define regRLC_RLCS_KMD_LOG_CNTL1_DEFAULT                                         0x00000000
#define regRLC_RLCS_KMD_LOG_CNTL2_DEFAULT                                         0x00000000
#define regRLC_RLCS_GPM_LEGACY_INT_STAT_DEFAULT                                   0x00000000
#define regRLC_RLCS_GPM_LEGACY_INT_DISABLE_DEFAULT                                0x00000003
#define regRLC_RLCS_SRM_SRCID_CNTL_DEFAULT                                        0x00000006
#define regRLC_RLCS_GCR_DATA_0_DEFAULT                                            0x00000000
#define regRLC_RLCS_GCR_DATA_1_DEFAULT                                            0x00000000
#define regRLC_RLCS_GCR_DATA_2_DEFAULT                                            0x00000000
#define regRLC_RLCS_GCR_DATA_3_DEFAULT                                            0x00000000
#define regRLC_RLCS_GCR_STATUS_DEFAULT                                            0x00000000
#define regRLC_RLCS_PERFMON_CLK_CNTL_UCODE_DEFAULT                                0x00000001
#define regRLC_RLCS_UTCL2_CNTL_DEFAULT                                            0x00000018
#define regRLC_RLCS_IMU_RLC_MSG_DATA0_DEFAULT                                     0x00000000
#define regRLC_RLCS_IMU_RLC_MSG_DATA1_DEFAULT                                     0x00000000
#define regRLC_RLCS_IMU_RLC_MSG_DATA2_DEFAULT                                     0x00000000
#define regRLC_RLCS_IMU_RLC_MSG_DATA3_DEFAULT                                     0x00000000
#define regRLC_RLCS_IMU_RLC_MSG_DATA4_DEFAULT                                     0x00000000
#define regRLC_RLCS_IMU_RLC_MSG_CONTROL_DEFAULT                                   0x00000000
#define regRLC_RLCS_IMU_RLC_MSG_CNTL_DEFAULT                                      0x00000000
#define regRLC_RLCS_RLC_IMU_MSG_DATA0_DEFAULT                                     0x00000000
#define regRLC_RLCS_RLC_IMU_MSG_CONTROL_DEFAULT                                   0x00000000
#define regRLC_RLCS_RLC_IMU_MSG_CNTL_DEFAULT                                      0x00000000
#define regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0_DEFAULT                              0x00000000
#define regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1_DEFAULT                              0x00000000
#define regRLC_RLCS_IMU_RLC_MUTEX_CNTL_DEFAULT                                    0x00000000
#define regRLC_RLCS_IMU_RLC_STATUS_DEFAULT                                        0x00000000
#define regRLC_RLCS_RLC_IMU_STATUS_DEFAULT                                        0x00000000
#define regRLC_RLCS_IMU_RAM_DATA_1_DEFAULT                                        0x00000000
#define regRLC_RLCS_IMU_RAM_ADDR_1_LSB_DEFAULT                                    0x00000000
#define regRLC_RLCS_IMU_RAM_ADDR_1_MSB_DEFAULT                                    0x00000000
#define regRLC_RLCS_IMU_RAM_DATA_0_DEFAULT                                        0x00000000
#define regRLC_RLCS_IMU_RAM_ADDR_0_LSB_DEFAULT                                    0x00000000
#define regRLC_RLCS_IMU_RAM_ADDR_0_MSB_DEFAULT                                    0x00000000
#define regRLC_RLCS_IMU_RAM_CNTL_DEFAULT                                          0x00000000
#define regRLC_RLCS_IMU_GFX_DOORBELL_FENCE_DEFAULT                                0x00000001
#define regRLC_RLCS_SDMA_INT_CNTL_1_DEFAULT                                       0x00000000
#define regRLC_RLCS_SDMA_INT_CNTL_2_DEFAULT                                       0x00000000
#define regRLC_RLCS_SDMA_INT_STAT_DEFAULT                                         0x00000300
#define regRLC_RLCS_SDMA_INT_INFO_DEFAULT                                         0x00000000
#define regRLC_RLCS_PMM_CGCG_CNTL_DEFAULT                                         0x00000000
#define regRLC_RLCS_GFX_MEM_POWER_CTRL_LO_DEFAULT                                 0x00000000
#define regRLC_RLCS_GFX_RM_CNTL_DEFAULT                                           0x00000000
#define regRLC_RLCS_DEC_END_DEFAULT                                               0x00000000


// addressBlock: gc_pwrdec
#define regCGTS_TCC_DISABLE_DEFAULT                                               0x00000000
#define regCGTT_GS_NGG_CLK_CTRL_DEFAULT                                           0x00018000
#define regCGTT_PA_CLK_CTRL_DEFAULT                                               0x00000000
#define regCGTT_SC_CLK_CTRL0_DEFAULT                                              0x00000100
#define regCGTT_SC_CLK_CTRL1_DEFAULT                                              0x00000100
#define regCGTT_SC_CLK_CTRL2_DEFAULT                                              0x00020100
#define regCGTT_SQG_CLK_CTRL_DEFAULT                                              0x00000100
#define regSQ_ALU_CLK_CTRL_DEFAULT                                                0x00000000
#define regSQ_TEX_CLK_CTRL_DEFAULT                                                0x00000000
#define regSQ_LDS_CLK_CTRL_DEFAULT                                                0x00000000
#define regICG_SP_CLK_CTRL_DEFAULT                                                0x00000000
#define regTA_CGTT_CTRL_DEFAULT                                                   0x00000100
#define regDB_CGTT_CLK_CTRL_0_DEFAULT                                             0x00000000
#define regCB_CGTT_SCLK_CTRL_DEFAULT                                              0x00000100
#define regCGTT_CP_CLK_CTRL_DEFAULT                                               0x00000100
#define regCGTT_CPF_CLK_CTRL_DEFAULT                                              0x00000100
#define regCGTT_CPC_CLK_CTRL_DEFAULT                                              0x00000100
#define regCGTT_RLC_CLK_CTRL_DEFAULT                                              0x00000000
#define regCGTT_SC_CLK_CTRL3_DEFAULT                                              0x00000000
#define regCGTT_SC_CLK_CTRL4_DEFAULT                                              0x00000000
#define regGCEA_ICG_CTRL_DEFAULT                                                  0x00000000
#define regGL1I_GL1R_MGCG_OVERRIDE_DEFAULT                                        0x00000000
#define regGL1H_ICG_CTRL_DEFAULT                                                  0x00000000
#define regCHI_CHR_MGCG_OVERRIDE_DEFAULT                                          0x00000000
#define regICG_GL1C_CLK_CTRL_DEFAULT                                              0x00000000
#define regICG_GL1A_CTRL_DEFAULT                                                  0x00000000
#define regICG_CHA_CTRL_DEFAULT                                                   0x00000000
#define regGUS_ICG_CTRL_DEFAULT                                                   0x00000000
#define regCGTT_PH_CLK_CTRL0_DEFAULT                                              0x00000100
#define regCGTT_PH_CLK_CTRL1_DEFAULT                                              0x00000100
#define regCGTT_PH_CLK_CTRL2_DEFAULT                                              0x00000100
#define regCGTT_PH_CLK_CTRL3_DEFAULT                                              0x00000100
#define regGFX_ICG_GL2C_CTRL_DEFAULT                                              0x00000000
#define regGFX_ICG_GL2C_CTRL1_DEFAULT                                             0x00000000
#define regICG_LDS_CLK_CTRL_DEFAULT                                               0x00000000
#define regICG_CHC_CLK_CTRL_DEFAULT                                               0x00000000
#define regICG_CHCG_CLK_CTRL_DEFAULT                                              0x00000000


// addressBlock: gc_cphypdec
#define regCP_HYP_PFP_UCODE_ADDR_DEFAULT                                          0x00000000
#define regCP_PFP_UCODE_ADDR_DEFAULT                                              0x00000000
#define regCP_HYP_PFP_UCODE_DATA_DEFAULT                                          0x00000000
#define regCP_PFP_UCODE_DATA_DEFAULT                                              0x00000000
#define regCP_HYP_ME_UCODE_ADDR_DEFAULT                                           0x00000000
#define regCP_ME_RAM_RADDR_DEFAULT                                                0x00000000
#define regCP_ME_RAM_WADDR_DEFAULT                                                0x00000000
#define regCP_HYP_ME_UCODE_DATA_DEFAULT                                           0x00000000
#define regCP_ME_RAM_DATA_DEFAULT                                                 0x00000000
#define regCP_HYP_MEC1_UCODE_ADDR_DEFAULT                                         0x00000000
#define regCP_MEC_ME1_UCODE_ADDR_DEFAULT                                          0x00000000
#define regCP_HYP_MEC1_UCODE_DATA_DEFAULT                                         0x00000000
#define regCP_MEC_ME1_UCODE_DATA_DEFAULT                                          0x00000000
#define regCP_HYP_MEC2_UCODE_ADDR_DEFAULT                                         0x00000000
#define regCP_MEC_ME2_UCODE_ADDR_DEFAULT                                          0x00000000
#define regCP_HYP_MEC2_UCODE_DATA_DEFAULT                                         0x00000000
#define regCP_MEC_ME2_UCODE_DATA_DEFAULT                                          0x00000000
#define regCP_PFP_IC_BASE_LO_DEFAULT                                              0x00000000
#define regCP_PFP_IC_BASE_HI_DEFAULT                                              0x00000000
#define regCP_PFP_IC_BASE_CNTL_DEFAULT                                            0x00000010
#define regCP_PFP_IC_OP_CNTL_DEFAULT                                              0x00000000
#define regCP_ME_IC_BASE_LO_DEFAULT                                               0x00000000
#define regCP_ME_IC_BASE_HI_DEFAULT                                               0x00000000
#define regCP_ME_IC_BASE_CNTL_DEFAULT                                             0x00000010
#define regCP_ME_IC_OP_CNTL_DEFAULT                                               0x00000000
#define regCP_CPC_IC_BASE_LO_DEFAULT                                              0x00000000
#define regCP_CPC_IC_BASE_HI_DEFAULT                                              0x00000000
#define regCP_CPC_IC_BASE_CNTL_DEFAULT                                            0x00000010
#define regCP_MES_IC_BASE_LO_DEFAULT                                              0x00000000
#define regCP_MES_MIBASE_LO_DEFAULT                                               0x00000000
#define regCP_MES_IC_BASE_HI_DEFAULT                                              0x00000000
#define regCP_MES_MIBASE_HI_DEFAULT                                               0x00000000
#define regCP_MES_IC_BASE_CNTL_DEFAULT                                            0x00000000
#define regCP_MES_DC_BASE_LO_DEFAULT                                              0x00000000
#define regCP_MES_MDBASE_LO_DEFAULT                                               0x00000000
#define regCP_MES_DC_BASE_HI_DEFAULT                                              0x00000000
#define regCP_MES_MDBASE_HI_DEFAULT                                               0x00000000
#define regCP_MES_MIBOUND_LO_DEFAULT                                              0x0000ffff
#define regCP_MES_MIBOUND_HI_DEFAULT                                              0x00000000
#define regCP_MES_MDBOUND_LO_DEFAULT                                              0x0000ffff
#define regCP_MES_MDBOUND_HI_DEFAULT                                              0x0000ffff
#define regCP_GFX_RS64_DC_BASE0_LO_DEFAULT                                        0x00000000
#define regCP_GFX_RS64_DC_BASE1_LO_DEFAULT                                        0x00000000
#define regCP_GFX_RS64_DC_BASE0_HI_DEFAULT                                        0x00000000
#define regCP_GFX_RS64_DC_BASE1_HI_DEFAULT                                        0x00000000
#define regCP_GFX_RS64_MIBOUND_LO_DEFAULT                                         0x000fffff
#define regCP_GFX_RS64_MIBOUND_HI_DEFAULT                                         0x000fffff
#define regCP_MEC_DC_BASE_LO_DEFAULT                                              0x00000000
#define regCP_MEC_MDBASE_LO_DEFAULT                                               0x00000000
#define regCP_MEC_DC_BASE_HI_DEFAULT                                              0x00000000
#define regCP_MEC_MDBASE_HI_DEFAULT                                               0x00000000
#define regCP_MEC_MIBOUND_LO_DEFAULT                                              0x0000ffff
#define regCP_MEC_MIBOUND_HI_DEFAULT                                              0x00000000
#define regCP_MEC_MDBOUND_LO_DEFAULT                                              0x0000ffff
#define regCP_MEC_MDBOUND_HI_DEFAULT                                              0x0000ffff


// addressBlock: gc_hypdec
#define regGFX_PIPE_PRIORITY_DEFAULT                                              0x00000001
#define regGRBM_GFX_INDEX_SR_SELECT_DEFAULT                                       0x00000000
#define regGRBM_GFX_INDEX_SR_DATA_DEFAULT                                         0xe0000000
#define regGRBM_GFX_CNTL_SR_SELECT_DEFAULT                                        0x00000000
#define regGRBM_GFX_CNTL_SR_DATA_DEFAULT                                          0x00000000
#define regGC_IH_COOKIE_0_PTR_DEFAULT                                             0x00004300
#define regGRBM_SE_REMAP_CNTL_DEFAULT                                             0xeca86420
#define regRLC_GPU_IOV_VF_ENABLE_DEFAULT                                          0x00000000
#define regRLC_GPU_IOV_CFG_REG6_DEFAULT                                           0x00000000
#define regRLC_SDMA0_STATUS_DEFAULT                                               0x00000000
#define regRLC_SDMA1_STATUS_DEFAULT                                               0x00000000
#define regRLC_SDMA2_STATUS_DEFAULT                                               0x00000000
#define regRLC_SDMA3_STATUS_DEFAULT                                               0x00000000
#define regRLC_SDMA0_BUSY_STATUS_DEFAULT                                          0x00000000
#define regRLC_SDMA1_BUSY_STATUS_DEFAULT                                          0x00000000
#define regRLC_SDMA2_BUSY_STATUS_DEFAULT                                          0x00000000
#define regRLC_SDMA3_BUSY_STATUS_DEFAULT                                          0x00000000
#define regRLC_GPU_IOV_CFG_REG8_DEFAULT                                           0x00000000
#define regRLC_RLCV_TIMER_INT_0_DEFAULT                                           0x00000063
#define regRLC_RLCV_TIMER_INT_1_DEFAULT                                           0x00000063
#define regRLC_RLCV_TIMER_CTRL_DEFAULT                                            0x00000000
#define regRLC_RLCV_TIMER_STAT_DEFAULT                                            0x00000000
#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_DEFAULT                                 0x7fffffff
#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_DEFAULT                             0x00000000
#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_DEFAULT                             0x00000000
#define regRLC_GPU_IOV_VF_MASK_DEFAULT                                            0x7fffffff
#define regRLC_HYP_SEMAPHORE_0_DEFAULT                                            0x00000000
#define regRLC_HYP_SEMAPHORE_1_DEFAULT                                            0x00000000
#define regRLC_BUSY_CLK_CNTL_DEFAULT                                              0x00000800
#define regRLC_CLK_CNTL_DEFAULT                                                   0x00000000
#define regRLC_PACE_TIMER_STAT_DEFAULT                                            0x00000000
#define regRLC_GPU_IOV_SCH_BLOCK_DEFAULT                                          0x00000000
#define regRLC_GPU_IOV_CFG_REG1_DEFAULT                                           0x00000000
#define regRLC_GPU_IOV_CFG_REG2_DEFAULT                                           0x00000000
#define regRLC_GPU_IOV_VM_BUSY_STATUS_DEFAULT                                     0x00000000
#define regRLC_GPU_IOV_SCH_0_DEFAULT                                              0x00000000
#define regRLC_GPU_IOV_SCH_3_DEFAULT                                              0x00000000
#define regRLC_GPU_IOV_SCH_1_DEFAULT                                              0x00000000
#define regRLC_GPU_IOV_SCH_2_DEFAULT                                              0x00000000
#define regRLC_PACE_INT_FORCE_DEFAULT                                             0x00000000
#define regRLC_PACE_INT_CLEAR_DEFAULT                                             0x00000000
#define regRLC_GPU_IOV_INT_STAT_DEFAULT                                           0x00000000
#define regRLC_IH_COOKIE_DEFAULT                                                  0x00000000
#define regRLC_IH_COOKIE_CNTL_DEFAULT                                             0x00000002
#define regRLC_HYP_RLCG_UCODE_CHKSUM_DEFAULT                                      0x00000000
#define regRLC_HYP_RLCP_UCODE_CHKSUM_DEFAULT                                      0x00000000
#define regRLC_HYP_RLCV_UCODE_CHKSUM_DEFAULT                                      0x00000000
#define regRLC_GPU_IOV_F32_CNTL_DEFAULT                                           0x00000000
#define regRLC_GPU_IOV_F32_RESET_DEFAULT                                          0x00000000
#define regRLC_GPU_IOV_UCODE_ADDR_DEFAULT                                         0x00000000
#define regRLC_GPU_IOV_UCODE_DATA_DEFAULT                                         0x00000000
#define regRLC_GPU_IOV_SMU_RESPONSE_DEFAULT                                       0x00000000
#define regRLC_GPU_IOV_F32_INVALIDATE_CACHE_DEFAULT                               0x00000000
#define regRLC_GPU_IOV_RLC_RESPONSE_DEFAULT                                       0x00000000
#define regRLC_GPU_IOV_INT_DISABLE_DEFAULT                                        0xffffffff
#define regRLC_GPU_IOV_INT_FORCE_DEFAULT                                          0x00000000
#define regRLC_GPU_IOV_SCRATCH_ADDR_DEFAULT                                       0x00000000
#define regRLC_GPU_IOV_SCRATCH_DATA_DEFAULT                                       0x00000000
#define regRLC_HYP_SEMAPHORE_2_DEFAULT                                            0x00000000
#define regRLC_HYP_SEMAPHORE_3_DEFAULT                                            0x00000000
#define regRLC_GPM_UCODE_ADDR_DEFAULT                                             0x00000000
#define regRLC_GPM_UCODE_DATA_DEFAULT                                             0x00000000
#define regRLC_GPM_IRAM_ADDR_DEFAULT                                              0x00000000
#define regRLC_GPM_IRAM_DATA_DEFAULT                                              0x00000000
#define regRLC_RLCP_IRAM_ADDR_DEFAULT                                             0x00000000
#define regRLC_RLCP_IRAM_DATA_DEFAULT                                             0x00000000
#define regRLC_RLCV_IRAM_ADDR_DEFAULT                                             0x00000000
#define regRLC_RLCV_IRAM_DATA_DEFAULT                                             0x00000000
#define regRLC_LX6_DRAM_ADDR_DEFAULT                                              0x00000000
#define regRLC_LX6_DRAM_DATA_DEFAULT                                              0x00000000
#define regRLC_LX6_IRAM_ADDR_DEFAULT                                              0x00000000
#define regRLC_LX6_IRAM_DATA_DEFAULT                                              0x00000000
#define regRLC_PACE_UCODE_ADDR_DEFAULT                                            0x00000000
#define regRLC_PACE_UCODE_DATA_DEFAULT                                            0x00000000
#define regRLC_GPM_SCRATCH_ADDR_DEFAULT                                           0x00000000
#define regRLC_GPM_SCRATCH_DATA_DEFAULT                                           0x00000000
#define regRLC_SRM_DRAM_ADDR_DEFAULT                                              0x00000000
#define regRLC_SRM_DRAM_DATA_DEFAULT                                              0x00000000
#define regRLC_SRM_ARAM_ADDR_DEFAULT                                              0x00000000
#define regRLC_SRM_ARAM_DATA_DEFAULT                                              0x00000000
#define regRLC_PACE_SCRATCH_ADDR_DEFAULT                                          0x00000000
#define regRLC_PACE_SCRATCH_DATA_DEFAULT                                          0x00000000
#define regRLC_GTS_OFFSET_LSB_DEFAULT                                             0x00000000
#define regRLC_GTS_OFFSET_MSB_DEFAULT                                             0x00000000
#define regGL2_PIPE_STEER_0_DEFAULT                                               0x32103210
#define regGL2_PIPE_STEER_1_DEFAULT                                               0x32103210
#define regGL2_PIPE_STEER_2_DEFAULT                                               0x76547654
#define regGL2_PIPE_STEER_3_DEFAULT                                               0x76547654
#define regGL1_PIPE_STEER_DEFAULT                                                 0x000000e4
#define regCH_PIPE_STEER_DEFAULT                                                  0x000000e4
#define regGC_USER_SHADER_ARRAY_CONFIG_DEFAULT                                    0x00000000
#define regGC_USER_PRIM_CONFIG_DEFAULT                                            0x000faaa0
#define regGC_USER_SA_UNIT_DISABLE_DEFAULT                                        0x00f00000
#define regGC_USER_RB_REDUNDANCY_DEFAULT                                          0x00000000
#define regGC_USER_RB_BACKEND_DISABLE_DEFAULT                                     0x00000000
#define regGC_USER_RMI_REDUNDANCY_DEFAULT                                         0x00000010
#define regCGTS_USER_TCC_DISABLE_DEFAULT                                          0x00000000
#define regGC_USER_SHADER_RATE_CONFIG_DEFAULT                                     0x00000000
#define regRLC_GPU_IOV_SDMA0_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA1_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA2_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA3_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA4_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA5_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA6_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA7_STATUS_DEFAULT                                       0x0000000f
#define regRLC_GPU_IOV_SDMA0_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA1_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA2_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA3_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA4_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA5_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA6_BUSY_STATUS_DEFAULT                                  0x00000000
#define regRLC_GPU_IOV_SDMA7_BUSY_STATUS_DEFAULT                                  0x00000000


// addressBlock: gc_sdma0_sdma0hypdec
#define regSDMA0_UCODE_ADDR_DEFAULT                                               0x00000000
#define regSDMA0_UCODE_DATA_DEFAULT                                               0x00000000
#define regSDMA0_UCODE_SELFLOAD_CONTROL_DEFAULT                                   0x00000223
#define regSDMA0_BROADCAST_UCODE_ADDR_DEFAULT                                     0x00000000
#define regSDMA0_BROADCAST_UCODE_DATA_DEFAULT                                     0x00000000
#define regSDMA0_F32_CNTL_DEFAULT                                                 0x08084001


// addressBlock: gc_sdma0_sdma1hypdec
#define regSDMA1_UCODE_ADDR_DEFAULT                                               0x00000000
#define regSDMA1_UCODE_DATA_DEFAULT                                               0x00000000
#define regSDMA1_UCODE_SELFLOAD_CONTROL_DEFAULT                                   0x00000223
#define regSDMA1_BROADCAST_UCODE_ADDR_DEFAULT                                     0x00000000
#define regSDMA1_BROADCAST_UCODE_DATA_DEFAULT                                     0x00000000
#define regSDMA1_F32_CNTL_DEFAULT                                                 0x08084001


// addressBlock: gc_gcvmsharedhvdec
#define regGCMC_VM_FB_SIZE_OFFSET_VF0_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF1_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF2_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF3_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF4_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF5_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF6_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF7_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF8_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF9_DEFAULT                                     0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF10_DEFAULT                                    0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF11_DEFAULT                                    0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF12_DEFAULT                                    0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF13_DEFAULT                                    0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF14_DEFAULT                                    0x00000000
#define regGCMC_VM_FB_SIZE_OFFSET_VF15_DEFAULT                                    0x00000000


// addressBlock: gc_pspdec
#define regCP_MES_DM_INDEX_ADDR_DEFAULT                                           0x00000000
#define regCP_MES_DM_INDEX_DATA_DEFAULT                                           0x00000000
#define regCP_MEC_DM_INDEX_ADDR_DEFAULT                                           0x00000000
#define regCP_MEC_DM_INDEX_DATA_DEFAULT                                           0x00000000
#define regCP_GFX_RS64_DM_INDEX_ADDR_DEFAULT                                      0x00000000
#define regCP_GFX_RS64_DM_INDEX_DATA_DEFAULT                                      0x00000000
#define regCPG_PSP_DEBUG_DEFAULT                                                  0x00000000
#define regCPC_PSP_DEBUG_DEFAULT                                                  0x00000000
#define regGRBM_SEC_CNTL_DEFAULT                                                  0x00000000
#define regGRBM_CAM_INDEX_DEFAULT                                                 0x00000000
#define regGRBM_HYP_CAM_INDEX_DEFAULT                                             0x00000000
#define regGRBM_CAM_DATA_DEFAULT                                                  0x00000000
#define regGRBM_HYP_CAM_DATA_DEFAULT                                              0x00000000
#define regGRBM_CAM_DATA_UPPER_DEFAULT                                            0x00000000
#define regGRBM_HYP_CAM_DATA_UPPER_DEFAULT                                        0x00000000
#define regRLC_FWL_FIRST_VIOL_ADDR_DEFAULT                                        0x00000000


// addressBlock: gc_gcvml2pspdec
#define regGCUTCL2_TRANSLATION_BYPASS_BY_VMID_DEFAULT                             0x00000000
#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL_DEFAULT                       0x00000000
#define regGCMC_VM_MARC_BASE_LO_0_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_1_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_2_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_3_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_4_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_5_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_6_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_7_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_8_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_9_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_LO_10_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_LO_11_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_LO_12_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_LO_13_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_LO_14_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_LO_15_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_HI_0_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_1_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_2_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_3_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_4_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_5_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_6_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_7_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_8_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_9_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_BASE_HI_10_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_HI_11_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_HI_12_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_HI_13_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_HI_14_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_BASE_HI_15_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_0_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_1_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_2_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_3_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_4_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_5_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_6_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_7_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_8_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_9_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_LO_10_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_LO_11_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_LO_12_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_LO_13_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_LO_14_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_LO_15_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_HI_0_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_1_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_2_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_3_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_4_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_5_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_6_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_7_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_8_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_9_DEFAULT                                        0x00000000
#define regGCMC_VM_MARC_RELOC_HI_10_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_HI_11_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_HI_12_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_HI_13_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_HI_14_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_RELOC_HI_15_DEFAULT                                       0x00000000
#define regGCMC_VM_MARC_LEN_LO_0_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_1_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_2_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_3_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_4_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_5_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_6_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_7_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_8_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_9_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_LO_10_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_LO_11_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_LO_12_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_LO_13_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_LO_14_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_LO_15_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_HI_0_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_1_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_2_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_3_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_4_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_5_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_6_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_7_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_8_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_9_DEFAULT                                          0x00000000
#define regGCMC_VM_MARC_LEN_HI_10_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_HI_11_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_HI_12_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_HI_13_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_HI_14_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_LEN_HI_15_DEFAULT                                         0x00000000
#define regGCMC_VM_MARC_PFVF_MAPPING_0_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_1_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_2_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_3_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_4_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_5_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_6_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_7_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_8_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_9_DEFAULT                                    0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_10_DEFAULT                                   0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_11_DEFAULT                                   0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_12_DEFAULT                                   0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_13_DEFAULT                                   0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_14_DEFAULT                                   0x0001ffff
#define regGCMC_VM_MARC_PFVF_MAPPING_15_DEFAULT                                   0x0001ffff
#define regGCUTC_TRANSLATION_FAULT_CNTL0_DEFAULT                                  0x00000000
#define regGCUTC_TRANSLATION_FAULT_CNTL1_DEFAULT                                  0x00000000


// addressBlock: gc_gfx_imu_gfx_imu_pspdec
#define regGFX_IMU_RLC_BOOTLOADER_ADDR_HI_DEFAULT                                 0x00000000
#define regGFX_IMU_RLC_BOOTLOADER_ADDR_LO_DEFAULT                                 0x00000000
#define regGFX_IMU_RLC_BOOTLOADER_SIZE_DEFAULT                                    0x00000000
#define regGFX_IMU_I_RAM_ADDR_DEFAULT                                             0x00000000
#define regGFX_IMU_I_RAM_DATA_DEFAULT                                             0x00000000


// addressBlock: gccacind
#define ixGC_CAC_ID_DEFAULT                                                      0x00000000
#define ixGC_CAC_CNTL_DEFAULT                                                    0x000000ff
#define ixGC_CAC_ACC_CP0_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_CP1_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_CP2_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_EA0_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_EA1_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_EA2_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_EA3_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_EA4_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_EA5_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER0_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER1_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER2_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER3_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER4_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER5_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER6_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER7_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER8_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_ROUTER9_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_VML20_DEFAULT                                         0x00000000
#define ixGC_CAC_ACC_UTCL2_VML21_DEFAULT                                         0x00000000
#define ixGC_CAC_ACC_UTCL2_VML22_DEFAULT                                         0x00000000
#define ixGC_CAC_ACC_UTCL2_VML23_DEFAULT                                         0x00000000
#define ixGC_CAC_ACC_UTCL2_VML24_DEFAULT                                         0x00000000
#define ixGC_CAC_ACC_UTCL2_WALKER0_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_WALKER1_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_WALKER2_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_WALKER3_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_UTCL2_WALKER4_DEFAULT                                       0x00000000
#define ixGC_CAC_ACC_GDS0_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GDS1_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GDS2_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GDS3_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GDS4_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE0_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE1_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE2_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE3_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE4_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE5_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE6_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE7_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE8_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE9_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_GE10_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE11_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE12_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE13_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE14_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE15_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE16_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE17_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE18_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE19_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GE20_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_PMM0_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GL2C0_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_GL2C1_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_GL2C2_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_GL2C3_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_GL2C4_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_PH0_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH1_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH2_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH3_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH4_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH5_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH6_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_PH7_DEFAULT                                                 0x00000000
#define ixGC_CAC_ACC_SDMA0_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA1_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA2_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA3_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA4_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA5_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA6_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA7_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA8_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA9_DEFAULT                                               0x00000000
#define ixGC_CAC_ACC_SDMA10_DEFAULT                                              0x00000000
#define ixGC_CAC_ACC_SDMA11_DEFAULT                                              0x00000000
#define ixGC_CAC_ACC_CHC0_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_CHC1_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_CHC2_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GUS0_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GUS1_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_GUS2_DEFAULT                                                0x00000000
#define ixGC_CAC_ACC_RLC0_DEFAULT                                                0x00000000
#define ixRELEASE_TO_STALL_LUT_1_8_DEFAULT                                       0x00000000
#define ixRELEASE_TO_STALL_LUT_9_16_DEFAULT                                      0x00000000
#define ixRELEASE_TO_STALL_LUT_17_20_DEFAULT                                     0x00000000
#define ixSTALL_TO_RELEASE_LUT_1_4_DEFAULT                                       0x00000000
#define ixSTALL_TO_RELEASE_LUT_5_7_DEFAULT                                       0x00000000
#define ixSTALL_TO_PWRBRK_LUT_1_4_DEFAULT                                        0x00000000
#define ixSTALL_TO_PWRBRK_LUT_5_7_DEFAULT                                        0x00000000
#define ixPWRBRK_STALL_TO_RELEASE_LUT_1_4_DEFAULT                                0x00000000
#define ixPWRBRK_STALL_TO_RELEASE_LUT_5_7_DEFAULT                                0x00000000
#define ixPWRBRK_RELEASE_TO_STALL_LUT_1_8_DEFAULT                                0x00000000
#define ixPWRBRK_RELEASE_TO_STALL_LUT_9_16_DEFAULT                               0x00000000
#define ixPWRBRK_RELEASE_TO_STALL_LUT_17_20_DEFAULT                              0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_1_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_2_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_3_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_4_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_5_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_6_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_7_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_8_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_9_DEFAULT                                   0x00000000
#define ixFIXED_PATTERN_PERF_COUNTER_10_DEFAULT                                  0x00000000
#define ixHW_LUT_UPDATE_STATUS_DEFAULT                                           0x00000000


// addressBlock: secacind
#define ixSE_CAC_ID_DEFAULT                                                      0x00000000
#define ixSE_CAC_CNTL_DEFAULT                                                    0x000000ff


// addressBlock: grtavfsind
#define ixRTAVFS_REG0_DEFAULT                                                    0x01000000
#define ixRTAVFS_REG1_DEFAULT                                                    0x01000000
#define ixRTAVFS_REG2_DEFAULT                                                    0x01000000
#define ixRTAVFS_REG3_DEFAULT                                                    0x01000000
#define ixRTAVFS_REG4_DEFAULT                                                    0x01000000
#define ixRTAVFS_REG5_DEFAULT                                                    0x00000000
#define ixRTAVFS_REG6_DEFAULT                                                    0x00000000
#define ixRTAVFS_REG7_DEFAULT                                                    0x00000000
#define ixRTAVFS_REG8_DEFAULT                                                    0x00000000
#define ixRTAVFS_REG9_DEFAULT                                                    0x00000000
#define ixRTAVFS_REG10_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG11_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG12_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG13_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG14_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG15_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG16_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG17_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG18_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG19_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG20_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG21_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG22_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG23_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG24_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG25_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG26_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG27_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG28_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG29_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG30_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG31_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG32_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG33_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG34_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG35_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG36_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG37_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG38_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG39_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG40_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG41_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG42_DEFAULT                                                   0x000000ff
#define ixRTAVFS_REG43_DEFAULT                                                   0xcccdbcdd
#define ixRTAVFS_REG44_DEFAULT                                                   0x2587d190
#define ixRTAVFS_REG45_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG46_DEFAULT                                                   0x000211cd
#define ixRTAVFS_REG47_DEFAULT                                                   0x000af12c
#define ixRTAVFS_REG48_DEFAULT                                                   0x00000010
#define ixRTAVFS_REG49_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG50_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG51_DEFAULT                                                   0x00000008
#define ixRTAVFS_REG52_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG53_DEFAULT                                                   0x00000000
#define ixRTAVFS_REG54_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG55_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG56_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG57_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG58_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG59_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG60_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG61_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG62_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG63_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG64_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG65_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG66_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG67_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG68_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG69_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG70_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG71_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG72_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG73_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG74_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG75_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG76_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG77_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG78_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG79_DEFAULT                                                   0x00000100
#define ixRTAVFS_REG80_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG81_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG82_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG83_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG84_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG85_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG86_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG87_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG88_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG89_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG90_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG91_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG92_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG93_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG94_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG95_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG96_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG97_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG98_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG99_DEFAULT                                                   0x01000000
#define ixRTAVFS_REG100_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG101_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG102_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG103_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG104_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG105_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG106_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG107_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG108_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG109_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG110_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG111_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG112_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG113_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG114_DEFAULT                                                  0x00000100
#define ixRTAVFS_REG115_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG116_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG117_DEFAULT                                                  0x01000000
#define ixRTAVFS_REG118_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG119_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG120_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG121_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG122_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG123_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG124_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG125_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG126_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG127_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG128_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG129_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG130_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG131_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG132_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG133_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG134_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG135_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG136_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG137_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG138_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG139_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG140_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG141_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG142_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG143_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG144_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG145_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG146_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG147_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG148_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG149_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG150_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG151_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG152_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG153_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG154_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG155_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG156_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG157_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG158_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG159_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG160_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG161_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG162_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG163_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG164_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG165_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG166_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG167_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG168_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG169_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG170_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG171_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG172_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG173_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG174_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG175_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG176_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG177_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG178_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG179_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG180_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG181_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG182_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG183_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG184_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG185_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG186_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG187_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG188_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG189_DEFAULT                                                  0x0007d12c
#define ixRTAVFS_REG190_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG191_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG192_DEFAULT                                                  0x00000000
#define ixRTAVFS_REG193_DEFAULT                                                  0x00000001
#define ixRTAVFS_REG194_DEFAULT                                                  0x00000000


// addressBlock: sqind
#define ixSQ_DEBUG_STS_LOCAL_DEFAULT                                             0x00000000
#define ixSQ_DEBUG_CTRL_LOCAL_DEFAULT                                            0x00000000
#define ixSQ_WAVE_ACTIVE_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_VALID_AND_IDLE_DEFAULT                                         0x00000000
#define ixSQ_WAVE_MODE_DEFAULT                                                   0x00000000
#define ixSQ_WAVE_STATUS_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_TRAPSTS_DEFAULT                                                0x00000000
#define ixSQ_WAVE_GPR_ALLOC_DEFAULT                                              0x00000000
#define ixSQ_WAVE_LDS_ALLOC_DEFAULT                                              0x00000000
#define ixSQ_WAVE_IB_STS_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_PC_LO_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_PC_HI_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_IB_DBG1_DEFAULT                                                0x00000000
#define ixSQ_WAVE_FLUSH_IB_DEFAULT                                               0x00000000
#define ixSQ_WAVE_FLAT_SCRATCH_LO_DEFAULT                                        0x00000000
#define ixSQ_WAVE_FLAT_SCRATCH_HI_DEFAULT                                        0x00000000
#define ixSQ_WAVE_HW_ID1_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_HW_ID2_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_POPS_PACKER_DEFAULT                                            0x00000000
#define ixSQ_WAVE_SCHED_MODE_DEFAULT                                             0x00000000
#define ixSQ_WAVE_IB_STS2_DEFAULT                                                0x00000000
#define ixSQ_WAVE_SHADER_CYCLES_DEFAULT                                          0x00000000
#define ixSQ_WAVE_TTMP0_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP1_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP3_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP4_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP5_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP6_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP7_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP8_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP9_DEFAULT                                                  0x00000000
#define ixSQ_WAVE_TTMP10_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_TTMP11_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_TTMP12_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_TTMP13_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_TTMP14_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_TTMP15_DEFAULT                                                 0x00000000
#define ixSQ_WAVE_M0_DEFAULT                                                     0x00000000
#define ixSQ_WAVE_EXEC_LO_DEFAULT                                                0x00000000
#define ixSQ_WAVE_EXEC_HI_DEFAULT                                                0x00000000


#endif