summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx6dl-aristainetos_4.dts
diff options
context:
space:
mode:
authorUwe Kleine-König <u.kleine-koenig@pengutronix.de>2020-07-10 08:19:37 +0300
committerShawn Guo <shawnguo@kernel.org>2020-07-13 14:48:53 +0300
commitfa28d8212ede9c533ae87a737571a9d3b3eebb29 (patch)
tree72b8f82b0e6c85a4703e88864b738e5025e8f270 /arch/arm/boot/dts/imx6dl-aristainetos_4.dts
parent5c73d9acd1220d4ae32d3803a8e3205f994ef7c7 (diff)
downloadlinux-fa28d8212ede9c533ae87a737571a9d3b3eebb29.tar.xz
ARM: dts: imx: default to #pwm-cells = <3> in the SoC dtsi files
The imx-pwm driver supports 3 cells and this is the more flexible setting. So use it by default and overwrite it back to two for the files that reference the PWMs with just 2 cells to minimize changes. This allows to drop explicit setting to 3 cells for the boards that already depend on this. The boards that are now using 2 cells explicitly can be converted to 3 individually. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx6dl-aristainetos_4.dts')
-rw-r--r--arch/arm/boot/dts/imx6dl-aristainetos_4.dts1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6dl-aristainetos_4.dts b/arch/arm/boot/dts/imx6dl-aristainetos_4.dts
index 37f80ab8ccd0..809ca5611072 100644
--- a/arch/arm/boot/dts/imx6dl-aristainetos_4.dts
+++ b/arch/arm/boot/dts/imx6dl-aristainetos_4.dts
@@ -79,5 +79,6 @@
};
&pwm1 {
+ #pwm-cells = <2>;
status = "okay";
};