summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi
diff options
context:
space:
mode:
authorNĂ­colas F. R. A. Prado <nfraprado@collabora.com>2024-02-07 23:08:42 +0300
committerAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>2024-02-12 15:36:53 +0300
commit9b49cabe631b0a25aaf8fc2ba81b5b9ea6ff01b7 (patch)
treeb9a3807f4e5f2b96d0f7b642dd348daf9deded18 /arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi
parentd993daff5962b2dd08f32a83bb1c0e5fa75732ea (diff)
downloadlinux-9b49cabe631b0a25aaf8fc2ba81b5b9ea6ff01b7.tar.xz
arm64: dts: mediatek: mt8192-asurada: Remove CrosEC base detection node
The commit adding the ChromeOS EC to the Asurada Devicetree mistakenly added a base detection node. While tablet mode detection is supported by CrosEC and used by Hayato, it is done through the cros-ec-keyb driver. The base detection node, which is handled by the hid-google-hammer driver, also provides tablet mode detection but by checking base attachment status on the CrosEC, which is not supported for Asurada. Hence, remove the unused CrosEC base detection node for Asurada. Fixes: eb188a2aaa82 ("arm64: dts: mediatek: asurada: Add ChromeOS EC") Signed-off-by: NĂ­colas F. R. A. Prado <nfraprado@collabora.com> Link: https://lore.kernel.org/r/20240207-mt8192-asurada-cbas-remove-v1-1-04cb65951975@collabora.com Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Diffstat (limited to 'arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi')
-rw-r--r--arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi4
1 files changed, 0 insertions, 4 deletions
diff --git a/arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi b/arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi
index f2281250ac35..02ce05bc151a 100644
--- a/arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8192-asurada.dtsi
@@ -1336,10 +1336,6 @@
#address-cells = <1>;
#size-cells = <0>;
- base_detection: cbas {
- compatible = "google,cros-cbas";
- };
-
cros_ec_pwm: pwm {
compatible = "google,cros-ec-pwm";
#pwm-cells = <1>;