summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/gt/selftest_rps.c
diff options
context:
space:
mode:
authorMatt Roper <matthew.d.roper@intel.com>2020-04-15 00:11:18 +0300
committerMatt Roper <matthew.d.roper@intel.com>2020-04-16 01:29:20 +0300
commit2a040f0d08c3811f33b9880f5c0d84cb66e8fd74 (patch)
tree3e7ad70531a42779c3144d78b39321298733c5ca /drivers/gpu/drm/i915/gt/selftest_rps.c
parent802101528bce1065fdefb31ad7ca9480297831e7 (diff)
downloadlinux-2a040f0d08c3811f33b9880f5c0d84cb66e8fd74.tar.xz
drm/i915/tgl: Initialize multicast register steering for workarounds
Even though the bspec is missing gen12 register details for the MCR selector register (0xFDC), this is confirmed by hardware folks to be a mistake; the register does exist and we do indeed need to steer multicast register reads to an appropriate instance the same as we did on gen11. Note that despite the lack of documentation we were still using the MCR selector to read INSTDONE and such in read_subslice_reg() too. Cc: Matt Atwood <matthew.s.atwood@intel.com> Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20200414211118.2787489-4-matthew.d.roper@intel.com Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/gt/selftest_rps.c')
0 files changed, 0 insertions, 0 deletions