summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-03-07Merge branch 'starfive-6.6.10-dubhe-emphasize-l2-cache-compatibility' into 's...REL_DUBHE_MAR2024starfive-6.6.10-dubheleyfoon.tan6-22/+22
2024-03-07dt-bindings: cache: starfive: emphasize controller's L2 cache compatibilityJi Sheng Teoh1-7/+7
2024-03-07riscv: dts: starfive: dubhe: update L2 cache compatibleJi Sheng Teoh2-3/+3
2024-03-07cache: dubhe: emphasize controller's L2 cache compatibilityJi Sheng Teoh3-12/+12
2024-03-07Merge branch 'starfive-6.6.10-dubhe-use-4k-sector' into 'starfive-6.6.10-dubhe'leyfoon.tan1-1/+1
2024-03-06riscv: configs: dubhe: Enable 4K erase sector for QSPIJi Sheng Teoh1-1/+1
2024-03-04Merge branch 'starfive-6.6.10-dubhe-tftp' into 'starfive-6.6.10-dubhe'leyfoon.tan1-0/+2
2024-02-28riscv: configs: dubhe: Enable iptables raw table and CT targetTan En De1-0/+2
2024-02-27Merge branch 'starfive-6.6.10-dubhe-add-zicbop' into 'starfive-6.6.10-dubhe'leyfoon.tan8-371/+298
2024-02-22riscv: dts: starfive: dubhe: Add ZICBOP isa-extensionJi Sheng Teoh1-2/+2
2024-02-21riscv: xchg: Prefetch the destination word for sc.wGuo Ren1-1/+3
2024-02-21riscv: Add ARCH_HAS_PRETCHW support with ZicbopGuo Ren1-0/+16
2024-02-21riscv: Add Zicbop instruction definitions & cpufeatureGuo Ren4-0/+77
2024-02-21riscv/cmpxchg: Implement xchg for variables of size 1 and 2Leonardo Bras1-0/+31
2024-02-21riscv/cmpxchg: Implement cmpxchg for variables of size 1 and 2Leonardo Bras1-0/+34
2024-02-21riscv/atomic.h : Deduplicate arch_atomic.*Leonardo Bras1-88/+76
2024-02-21riscv/cmpxchg: Deduplicate cmpxchg() asm and macrosLeonardo Bras1-162/+33
2024-02-21riscv/cmpxchg: Deduplicate xchg() asm functionsLeonardo Bras1-115/+23
2024-02-19riscv: dts: starfive: Remove unused clock gtxcLey Foon Tan2-4/+2
2024-02-07Merge branch 'starfive-6.6.10-dubhe-Add-Svinval' into 'starfive-6.6.10-dubhe'leyfoon.tan2-8/+59
2024-01-31riscv: mm: use svinval instructions instead of sfence.vmaMayuresh Chitale2-8/+59
2024-01-26Merge branch 'starfive-6.6.10-dubhe-Add-zihintpause' into 'starfive-6.6.10-du...leyfoon.tan1-2/+2
2024-01-24riscv: dts: starfive: dubhe: Add zihintpause isa-extensionJi Sheng Teoh1-2/+2
2024-01-22riscv: dts: starfive: dubhe: Update CPU isa-extensionsLey Foon Tan2-12/+14
2024-01-22riscv: dts: starfive: dubhe: Update L2 DT nodeLey Foon Tan4-7/+37
2024-01-22dt-bindings: riscv: Add Zicond extension entryAnup Patel1-0/+6
2024-01-17Merge branch 'starfive-6.6.10-dubhe-Add-Dubhe70' into 'starfive-6.6.10-dubhe'leyfoon.tan20-204/+380
2024-01-16perf vendor events riscv: starfive: add RISC-V firmware JSON fileJi Sheng Teoh1-0/+68
2024-01-16riscv: dts: starfive: Convert to riscv,isa-base and riscv,isa-extensionsJi Sheng Teoh1-2/+8
2024-01-16perf vendor events riscv: add StarFive Dubhe-70 JSON fileJi Sheng Teoh2-174/+1
2024-01-16riscv: dts: starfive: Add StarFive Dubhe-70 device treeJi Sheng Teoh3-0/+54
2024-01-16dt-bindings: riscv: Add StarFive Dubhe-70 compatiblesJi Sheng Teoh1-0/+1
2024-01-16arch: riscv: errata: bypass envcfg CSRJi Sheng Teoh3-12/+43
2024-01-09RISC-V: KVM: Allow Zicond extension for Guest/VMAnup Patel2-0/+3
2024-01-09RISCV: KVM: Add sstateen0 to ONE_REGMayuresh Chitale2-2/+70
2024-01-09RISCV: KVM: Add sstateen0 context save/restoreMayuresh Chitale3-0/+21
2024-01-09RISCV: KVM: Add senvcfg context save/restoreMayuresh Chitale3-0/+19
2024-01-09RISC-V: KVM: Enable Smstateen accessesMayuresh Chitale5-1/+38
2024-01-09RISC-V: KVM: Add kvm_vcpu_configMayuresh Chitale2-13/+21
2024-01-09RISC-V: Detect Zicond from ISA stringAnup Patel2-0/+2
2024-01-09RISC-V: Detect Smstateen extensionMayuresh Chitale2-0/+2
2024-01-09RISC-V: Enable cbo.zero in usermodeAndrew Jones6-0/+32
2024-01-09RISC-V: Make zicbom/zicboz errors consistentAndrew Jones1-2/+2
2024-01-09Revert "arch: riscv: kvm: Temporarily comment out henvcfg-related code"Ji Sheng Teoh1-2/+1
2024-01-09Revert "riscv: kvm: Fix compilation warning for unused kvm_riscv_vcpu_update_...Ji Sheng Teoh1-2/+0
2024-01-08RISC-V: hwprobe: Expose Zicboz extension and its block sizeAndrew Jones4-15/+41
2024-01-08riscv: dts: starfive: dubhe: Move pmu DT node out of soc nodeLey Foon Tan1-41/+40
2024-01-08riscv: dts: starfive: dubhe: Add cpu-map DT nodeLey Foon Tan1-0/+12
2024-01-08riscv: dts: starfive: dubhe: Update Dubhe CPU compatible stringsLey Foon Tan3-1/+4
2024-01-08dt-bindings: riscv: Update StarFive Dubhe-80 and Dubhe-90 compatiblesLey Foon Tan1-1/+2