index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arc
/
include
/
asm
/
arcregs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-16
ARC: allow userspace DSP applications to use AGU extensions
Eugeniy Paltsev
1
-0
/
+12
2020-03-16
ARC: add support for DSP-enabled userspace applications
Eugeniy Paltsev
1
-0
/
+2
2020-03-16
ARC: handle DSP presence in HW
Eugeniy Paltsev
1
-0
/
+12
2020-01-18
ARCv2: fpu: preserve userspace fpu state
Vineet Gupta
1
-0
/
+2
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-4
/
+1
2019-02-26
ARC: boot log: cut down on verbosity
Vineet Gupta
1
-9
/
+0
2019-02-26
ARCv2: boot log: refurbish HS core/release identification
Vineet Gupta
1
-1
/
+1
2019-02-25
ARCv2: Add explcit unaligned access support (and ability to disable too)
Eugeniy Paltsev
1
-0
/
+1
2019-02-22
ARCv2: don't assume core 0x54 has dual issue
Vineet Gupta
1
-0
/
+8
2019-01-18
ARC: boot log: print Action point details
Vineet Gupta
1
-1
/
+9
2019-01-18
ARCv2: boot log: BPU return stack depth
Vineet Gupta
1
-1
/
+1
2017-11-14
ARCv2: boot log: updates for HS48: dual-issue, ECC, Loop Buffer
Vineet Gupta
1
-1
/
+32
2017-10-04
ARCv2: boot log: identify HS48 cores (dual issue)
Vineet Gupta
1
-1
/
+2
2017-10-04
ARC: boot log: decontaminate ARCv2 ISA_CONFIG register
Vineet Gupta
1
-4
/
+4
2017-02-06
ARCv2: intc: Use ARC_REG_STATUS32 for addressing STATUS32 reg
Yuriy Kolerov
1
-0
/
+3
2016-12-19
ARC: mm: No need to save cache version in @cpuinfo
Vineet Gupta
1
-1
/
+1
2016-11-30
ARC: breakout timer include code into separate header ...
Vineet Gupta
1
-8
/
+1
2016-11-30
ARC: breakout aux handling into a separate header
Vineet Gupta
1
-84
/
+1
2016-11-07
ARC: change return value of userspace cmpxchg assist syscall
Vineet Gupta
1
-0
/
+2
2016-10-28
ARC: boot log: refactor cpu name/release printing
Vineet Gupta
1
-1
/
+1
2016-10-28
ARC: boot log: don't assume SWAPE instruction support
Vineet Gupta
1
-1
/
+1
2016-10-28
ARC: boot log: refactor printing abt features not captured in BCRs
Vineet Gupta
1
-0
/
+1
2016-10-01
ARCv2: Support dynamic peripheral address space in HS38 rel 3.0 cores
Vineet Gupta
1
-9
/
+1
2016-03-12
ARC: build: Better way to detect ISA compatible toolchain
Vineet Gupta
1
-6
/
+0
2016-02-18
ARCv2: boot report CCMs (Closely Coupled Memories)
Vineet Gupta
1
-12
/
+20
2016-01-29
ARC: shrink cpuinfo by not saving full timer BCR
Vineet Gupta
1
-2
/
+1
2015-10-17
ARC: boot log: decode more mmu config items
Vineet Gupta
1
-1
/
+1
2015-10-17
ARC: mm: compute TLB size as needed from ways * sets
Vineet Gupta
1
-2
/
+2
2015-10-17
ARC: make write_aux_reg safer against macro substitution
Vineet Gupta
1
-1
/
+1
2015-08-20
ARCv2: Support IO Coherency and permutations involving L1 and L2 caches
Alexey Brodkin
1
-0
/
+1
2015-08-03
ARCv2: Fix the peripheral address space detection
Vineet Gupta
1
-4
/
+3
2015-06-22
ARCv2: MMUv4: cache programming model changes
Vineet Gupta
1
-2
/
+3
2015-06-22
ARCv2: MMUv4: TLB programming Model changes
Vineet Gupta
1
-1
/
+1
2015-06-22
ARCv2: Support for ARCv2 ISA and HS38x cores
Vineet Gupta
1
-4
/
+49
2015-06-22
ARCv2: [intc] HS38 core interrupt controller
Vineet Gupta
1
-0
/
+1
2015-06-22
ARC: uncached base is hard constant for ARC, don't save it
Vineet Gupta
1
-1
/
+0
2015-06-19
ARC: entry.S: Introduce INTERRUPT_{PROLOGUE,EPILOGUE}
Vineet Gupta
1
-3
/
+0
2015-06-19
ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)
Vineet Gupta
1
-1
/
+2
2015-04-13
ARC: Fix RTT boot printing
Vineet Gupta
1
-0
/
+1
2015-04-13
ARC: cosmetic: Remove unused ECR bitfield masks
Vineet Gupta
1
-6
/
+3
2015-04-13
ARC: Fix WRITE_BCR
Vineet Gupta
1
-2
/
+2
2014-10-13
ARC: boot: cpu feature print enhancements
Vineet Gupta
1
-24
/
+53
2014-10-13
ARC: unbork FPU save/restore
Vineet Gupta
1
-8
/
+0
2014-10-13
ARC: remove extraneous __KERNEL__ guards
Vineet Gupta
1
-4
/
+0
2014-07-23
ARC: cache boot reporting updates
Vineet Gupta
1
-1
/
+1
2013-06-26
ARC: pt_regs update #5: Use real ECR for pt_regs->event vs. synth values
Vineet Gupta
1
-0
/
+4
2013-06-22
ARC: Entry Handler tweaks: Avoid hardcoded LIMMS for ECR values
Vineet Gupta
1
-0
/
+5
2013-06-22
ARC: cache detection code bitrot
Vineet Gupta
1
-1
/
+1
2013-06-22
ARC: Disintegrate arcregs.h
Vineet Gupta
1
-116
/
+0
2013-02-15
ARC: Boot #2: Verbose Boot reporting / feature verification
Vineet Gupta
1
-10
/
+112
[next]