index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arc
/
mm
/
cache.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-04-04
mm, fs: get rid of PAGE_CACHE_* and page_cache_{get,release} macros
Kirill A. Shutemov
1
-1
/
+1
2016-03-19
ARCv2: ioremap: Support dynamic peripheral address space
Vineet Gupta
1
-0
/
+7
2016-03-19
ARC: dma: ioremap: use phys_addr_t consistenctly in code paths
Vineet Gupta
1
-15
/
+15
2016-03-11
ARC: Fix misspellings in comments.
Adam Buchbinder
1
-1
/
+1
2016-01-16
mm: differentiate page_mapped() from page_mapcount() for compound pages
Kirill A. Shutemov
1
-2
/
+2
2015-10-29
ARC: mm: PAE40 support
Vineet Gupta
1
-4
/
+40
2015-10-28
ARC: mm: PAE40: switch to using phys_addr_t for physical addresses
Vineet Gupta
1
-13
/
+13
2015-10-28
ARC: mm: preps ahead of HIGHMEM support
Vineet Gupta
1
-5
/
+11
2015-10-17
ARC: boot log: move helper macros to header for reuse
Vineet Gupta
1
-3
/
+2
2015-08-21
ARC: Eliminate some ARCv2 specific code for ARCompact build
Vineet Gupta
1
-26
/
+32
2015-08-20
ARCv2: IOC: Allow boot time disable
Alexey Brodkin
1
-3
/
+4
2015-08-20
ARCv2: SLC: Allow boot time disable
Vineet Gupta
1
-2
/
+19
2015-08-20
ARCv2: Support IO Coherency and permutations involving L1 and L2 caches
Alexey Brodkin
1
-16
/
+98
2015-07-06
ARCv2: guard SLC DMA ops with spinlock
Alexey Brodkin
1
-2
/
+10
2015-06-25
ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)
Vineet Gupta
1
-2
/
+62
2015-06-22
ARCv2: MMUv4: support aliasing icache config
Vineet Gupta
1
-1
/
+13
2015-06-22
ARCv2: MMUv4: cache programming model changes
Vineet Gupta
1
-15
/
+97
2015-06-19
ARC: untangle cache flush loop
Vineet Gupta
1
-25
/
+55
2015-06-19
ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()
Vineet Gupta
1
-20
/
+19
2015-06-19
ARC: cacheflush: move some code around, delete old comments
Vineet Gupta
1
-165
/
+102
2015-06-19
ARC: mm/cache_arc700.c -> mm/cache.c
Vineet Gupta
1
-0
/
+723