summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/arch_gicv3.h
AgeCommit message (Expand)AuthorFilesLines
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2019-03-16Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-2/+2
2019-02-20KVM: arm64: Fix ICH_ELRSR_EL2 sysreg namingMarc Zyngier1-2/+2
2019-02-06irqchip/gic-v3: Switch to PMR masking before calling IRQ handlerJulien Thierry1-0/+17
2019-02-06arm/arm64: gic-v3: Add PMR and RPR accessorsJulien Thierry1-0/+16
2018-03-22irqchip/gic-v3: Probe for SCR_EL3 being clear before resetting AP0RnMarc Zyngier1-5/+1
2018-03-14irqchip/gic-v3: Reset APgRn registers at boot timeMarc Zyngier1-10/+31
2017-10-19irqchip/gic-v3: Add support for Range Selector (RS) featureShanker Donthineni1-0/+5
2017-08-31irqchip/gic-v3-its: Add VPE interrupt maskingMarc Zyngier1-0/+6
2017-08-31irqchip/gic-v3-its: Add VPENDBASER/VPROPBASER accessorsMarc Zyngier1-0/+28
2016-11-29ARM: gic-v3-its: Add 32bit support to GICv3 ITSVladimir Murzin1-7/+47
2016-10-06Merge tag 'kvm-4.9-1' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-17/+76
2016-09-23ARM: gic-v3: Work around definition of gic_write_bpr1Marc Zyngier1-0/+9
2016-09-22ARM: gic-v3: Introduce 32-to-64-bit mappings for GICv3 cpu registersVladimir Murzin1-0/+64
2016-09-22ARM: Move system register accessors to asm/cp15.hVladimir Murzin1-16/+11
2016-09-12irqchip/gic-v3: Reset BPR during initializationDaniel Thompson1-0/+6
2016-02-18irqchip/gic-v3: Add missing barrier to 32bit version of gic_read_iar()Marc Zyngier1-0/+1
2015-12-10irqchip/gic-v3: Add missing include for barrier.hMarc Zyngier1-0/+1
2015-10-10ARM: add 32bit support to GICv3Jean-Philippe Brucker1-0/+188