index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
cache-l2x0.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-12-25
cpu/hotplug: Cleanup state names
Thomas Gleixner
1
-1
/
+1
2016-09-06
ARM: 8611/1: l2x0: add PMU support
Mark Rutland
1
-0
/
+6
2016-08-12
ARM: 8593/1: cache-l2x0.c: Do not clear bit 23 in prefetch control register
Andrey Smirnov
1
-5
/
+2
2016-08-12
ARM: 8592/1: cache-l2x0.c: Replace magic numbers
Andrey Smirnov
1
-2
/
+4
2016-07-15
arm/l2c: Convert to hotplug state machine
Richard Cochran
1
-14
/
+13
2016-05-05
ARM: 8569/1: pl2x0: Add OF control of cache power management
Brad Mouring
1
-5
/
+21
2015-12-22
ARM: 8482/1: l2x0: make it possible to disable outer sync from DT
Linus Walleij
1
-3
/
+10
2015-11-16
ARM: 8448/1: add some L220 DT settings
Linus Walleij
1
-0
/
+20
2015-07-10
ARM: 8395/1: l2c: Add support for the "arm,shared-override" property
Geert Uytterhoeven
1
-0
/
+5
2015-06-11
ARM: 8391/1: l2c: add options to overwrite prefetching behavior
Hauke Mehrtens
1
-0
/
+20
2015-05-15
ARM: l2c: avoid passing auxiliary control register through enable method
Russell King
1
-15
/
+17
2015-05-15
ARM: l2c: only unlock caches if NS_LOCKDOWN bit is set
Russell King
1
-1
/
+25
2015-05-15
ARM: l2c: clean up l2c_configure()
Russell King
1
-9
/
+14
2015-05-15
ARM: l2c: write auxiliary control register first
Russell King
1
-2
/
+2
2015-05-15
ARM: l2c: restore the behaviour documented above l2c_enable()
Russell King
1
-5
/
+5
2015-04-15
Merge branches 'misc', 'vdso' and 'fixes' into for-next
Russell King
1
-17
/
+16
2015-03-18
ARM: 8310/1: l2c: Fix prefetch settings dt parsing
Fabrice Gasnier
1
-17
/
+16
2015-03-10
ARM: 8309/1: l2c: enforce use of cache-level property
Florian Fainelli
1
-0
/
+7
2015-02-12
Merge branch 'for-linus' of git://ftp.arm.linux.org.uk/~rmk/linux-arm
Linus Torvalds
1
-209
/
+230
2015-02-06
ARM: 8297/1: cache-l2x0: optimize aurora range operations
Arnd Bergmann
1
-46
/
+22
2015-02-06
ARM: 8296/1: cache-l2x0: clean up aurora cache handling
Arnd Bergmann
1
-73
/
+38
2015-01-20
ARM: cache-l2x0.c: Make it clear that cache-l2x0 handles L310 cache controller
Pavel Machek
1
-1
/
+1
2015-01-20
ARM: l2c: fix comment
Geert Uytterhoeven
1
-1
/
+1
2015-01-16
ARM: 8262/1: l2c: Add support for overriding prefetch settings
Tomasz Figa
1
-0
/
+54
2015-01-16
ARM: 8260/1: l2c: Add interface to ask hypervisor to configure L2C
Tomasz Figa
1
-0
/
+6
2015-01-16
ARM: 8259/1: l2c: Refactor the driver to use commit-like interface
Tomasz Figa
1
-96
/
+116
2015-01-16
ARM: 8258/1: l2c: use l2c_write_sec() for restoring latency and filter regs
Marek Szyprowski
1
-16
/
+16
2014-10-29
ARM: 8183/1: l2c: Improve l2c310_of_parse() error message
Fabio Estevam
1
-2
/
+2
2014-10-29
ARM: 8182/1: l2c: Make l2x0_cache_size_of_parse() return 'int'
Fabio Estevam
1
-6
/
+16
2014-10-03
ARM: 8169/1: l2c: parse cache properties from ePAPR definitions
Linus Walleij
1
-0
/
+121
2014-08-05
Merge branches 'fixes' and 'misc' into for-next
Russell King
1
-1
/
+1
2014-07-18
ARM: make it easier to check the CPU part number correctly
Russell King
1
-1
/
+1
2014-07-07
ARM: l2c: fix revision checking
Russell King
1
-1
/
+1
2014-06-29
ARM: 8076/1: mm: add support for HW coherent systems in PL310 cache
Thomas Petazzoni
1
-0
/
+31
2014-05-30
ARM: l2c: trial at enabling some Cortex-A9 optimisations
Russell King
1
-3
/
+70
2014-05-30
ARM: l2c: add warnings for stuff modifying aux_ctrl register values
Russell King
1
-3
/
+22
2014-05-30
ARM: l2c: print a warning with L2C-310 caches if the cache size is modified
Russell King
1
-0
/
+2
2014-05-30
ARM: l2c: remove old .set_debug method
Russell King
1
-19
/
+2
2014-05-30
ARM: l2c: always enable non-secure access to lockdown registers
Russell King
1
-2
/
+21
2014-05-30
ARM: l2c: always enable low power modes
Russell King
1
-0
/
+12
2014-05-30
ARM: l2c: add automatic enable of early BRESP
Russell King
1
-3
/
+22
2014-05-30
ARM: l2c: move L2 cache register saving to a more sensible location
Russell King
1
-12
/
+22
2014-05-30
ARM: l2c: check that DT files specify the required "cache-unified" property
Russell King
1
-0
/
+4
2014-05-30
ARM: l2c: fix register naming
Russell King
1
-28
/
+29
2014-05-30
ARM: l2c: implement L2C-310 erratum 752271 in core L2C code
Russell King
1
-1
/
+17
2014-05-30
ARM: l2c: provide generic hook to intercept writes to secure registers
Russell King
1
-12
/
+30
2014-05-30
ARM: l2c: move way size calculation data into l2c_init_data
Russell King
1
-9
/
+20
2014-05-30
ARM: l2c: add decode for L2C-220 cache ways
Russell King
1
-0
/
+1
2014-05-30
ARM: l2c: move type string into l2c_init_data structure
Russell King
1
-7
/
+13
2014-05-30
ARM: l2c: remove obsolete l2x0 ops for non-OF init
Russell King
1
-206
/
+0
[next]