summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/ptrace.h
AgeCommit message (Expand)AuthorFilesLines
2020-01-19KVM: arm/arm64: Correct CPSR on exception entryMark Rutland1-0/+1
2019-08-07arm64: Add support for function error injectionLeo Yan1-0/+5
2019-08-01arm64: Lower priority mask for GIC_PRIO_IRQONJulien Thierry1-1/+1
2019-07-13Merge tag 'asm-generic-5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds1-12/+19
2019-07-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-2/+8
2019-07-01arm64: don't use asm-generic/ptrace.hChristoph Hellwig1-12/+19
2019-06-21arm64: Fix incorrect irqflag restore for priority maskingJulien Thierry1-2/+8
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2019-04-12arm64: ptrace: Add function argument access APIMasami Hiramatsu1-0/+22
2019-02-06arm64: Make PMR part of task contextJulien Thierry1-3/+11
2019-02-06arm64: ptrace: Provide definitions for PMR valuesJulien Thierry1-0/+12
2018-10-26Merge tag 'kvm-4.20-1' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+3
2018-10-19KVM: arm64: Safety check PSTATE when entering guest and handle ILChristoffer Dall1-0/+3
2018-09-14arm64: ssbd: Add support for PSTATE.SSBS rather than trapping to EL3Will Deacon1-0/+1
2018-07-05arm64: remove unused COMPAT_PSR definitionsMark Rutland1-28/+0
2018-07-05arm64: use PSR_AA32 definitionsMark Rutland1-1/+1
2018-07-05arm64: add PSR_AA32_* definitionsMark Rutland1-1/+56
2017-08-09Merge branch 'arm64/exception-stack' of git://git.kernel.org/pub/scm/linux/ke...Catalin Marinas1-0/+1
2017-08-09arm64: unwind: reference pt_regs via embedded stack frameArd Biesheuvel1-0/+1
2017-08-07arm64: Abstract syscallno manipulationDave Martin1-0/+21
2017-08-07arm64: syscallno is secretly an int, make it officialDave Martin1-1/+8
2017-02-15arm64: ptrace: add XZR-safe regs accessorsMark Rutland1-0/+20
2016-11-07arm64: Add uprobe supportPratyush Anand1-0/+8
2016-07-27Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-3/+61
2016-07-27arm64: arm: Fix-up the removal of the arm64 regs_query_register_name() prototypeCatalin Marinas1-1/+0
2016-07-21Merge branch 'for-next/kprobes' into for-next/coreCatalin Marinas1-2/+62
2016-07-19arm64: ptrace: remove extra define for CPSR's E bitVladimir Murzin1-1/+0
2016-07-19arm64: Kprobes with single stepping supportSandeepa Prabhu1-2/+12
2016-07-19arm64: Add HAVE_REGS_AND_STACK_ACCESS_API featureDavid A. Long1-0/+50
2016-07-07arm64: kernel: Save and restore UAO and addr_limit on exception entryJames Morse1-0/+2
2016-03-02arm64: Rework valid_user_regsMark Rutland1-29/+4
2015-10-29arm64: Fix compat register mappingsRobin Murphy1-8/+8
2015-07-27arm64: force CONFIG_SMP=y and remove redundant #ifdefsWill Deacon1-4/+0
2015-01-23arm64: Emulate SETEND for AArch32 tasksSuzuki K. Poulose1-0/+7
2014-08-29arm64: Add brackets around user_stack_pointer()Catalin Marinas1-1/+1
2014-07-04arm64: fix el2_setup check of CurrentELMarc Zyngier1-0/+4
2014-05-12arm64: Add regs_return_value() in syscall.hAKASHI Takahiro1-0/+5
2014-03-13ARM64: perf: support dwarf unwinding in compat modeJean Pihet1-1/+1
2014-03-13ARM64: perf: add support for perf registers APIJean Pihet1-0/+1
2014-02-26misc: debug: remove compilation warningsVijaya Kumar K1-1/+1
2013-10-25arm64: compat: add support for big-endian (BE8) AArch32 binariesWill Deacon1-0/+1
2013-06-12arm64: debug: consolidate software breakpoint handlersWill Deacon1-2/+0
2013-01-29arm64: add COMPAT_PSR_*_BIT flagsMarc Zyngier1-0/+10
2012-12-05arm64: add AArch32 execution modes to ptrace.hMarc Zyngier1-0/+10
2012-12-05arm64: expand register mapping between AArch32 and AArch64Marc Zyngier1-2/+19
2012-10-11UAPI: (Scripted) Disintegrate arch/arm64/include/asmDavid Howells1-74/+1
2012-10-11arm64: Do not export the compat-specific definitions to the userCatalin Marinas1-3/+9
2012-09-27arm64: ptrace: remove obsolete ptrace request numbers from user headersWill Deacon1-11/+6
2012-09-17arm64: Exception handlingCatalin Marinas1-0/+212