index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
kvm
/
sys_regs_generic_v8.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-09
KVM: arm64: Add emulation for 32bit guests accessing ACTLR2
James Morse
1
-0
/
+10
2020-03-16
KVM: Remove unnecessary asm/kvm_host.h includes
Peter Xu
1
-1
/
+0
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234
Thomas Gleixner
1
-12
/
+1
2018-03-19
KVM: arm64: Rewrite system register accessors to read/write functions
Christoffer Dall
1
-2
/
+2
2017-03-22
KVM: arm64: Use common sysreg definitions
Mark Rutland
1
-3
/
+1
2016-09-09
arm64/kvm: use {read,write}_sysreg()
Mark Rutland
1
-4
/
+2
2015-12-04
arm64: KVM: Correctly handle zero register in system register accesses
Pavel Fedin
1
-1
/
+1
2015-12-04
arm64: KVM: Remove const from struct sys_reg_params
Pavel Fedin
1
-1
/
+1
2015-08-12
arm64/kvm: Add generic v8 KVM target
Suzuki K. Poulose
1
-0
/
+2
2014-05-25
arm64: KVM: Enable minimalistic support for Cortex-A53
Marc Zyngier
1
-0
/
+2
2013-12-28
arm64: KVM: Support X-Gene guest VCPU on APM X-Gene host
Anup Patel
1
-0
/
+3
2013-06-12
arm64: KVM: CPU specific 32bit coprocessor access
Marc Zyngier
1
-0
/
+10
2013-06-07
arm64: KVM: CPU specific system registers handling
Marc Zyngier
1
-0
/
+85