index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
kernel
/
cevt-bcm1480.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-09-03
MIPS: cevt-bcm1480: Migrate to new 'set-state' interface
Viresh Kumar
1
-22
/
+22
2013-07-15
MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code
Paul Gortmaker
1
-1
/
+1
2013-02-01
MIPS: Whitespace cleanup.
Ralf Baechle
1
-2
/
+2
2011-12-08
MIPS: irq: Remove IRQF_DISABLED
Yong Zhang
1
-1
/
+1
2010-10-07
MIPS: Add missing #inclusions of <linux/irq.h>
David Howells
1
-0
/
+1
2009-11-02
MIPS: Add IRQF_TIMER flag for timer interrupts
Wu Zhangjin
1
-1
/
+1
2009-06-24
MIPS: Build fix - include <linux/smp.h> into all smp_processor_id() users.
Ralf Baechle
1
-0
/
+1
2009-03-30
cpumask: remove references to struct irqaction's mask field.
Rusty Russell
1
-1
/
+0
2008-12-13
cpumask: convert struct clock_event_device to cpumask pointers.
Rusty Russell
1
-1
/
+1
2008-12-13
cpumask: make irq_set_affinity() take a const struct cpumask
Rusty Russell
1
-1
/
+1
2007-11-16
[MIPS] Sibyte: Stop timers before programming next even.
Ralf Baechle
1
-0
/
+1
2007-11-16
[MIPS] Sibyte: Increase minimum oneshot timer interval to two ticks.
Ralf Baechle
1
-1
/
+1
2007-11-16
[MIPS] Sibyte: pin timer interrupt to their cores.
Ralf Baechle
1
-0
/
+3
2007-11-02
[MIPS] Sibyte: Split and move clock code.
Ralf Baechle
1
-0
/
+149