index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
powerpc
/
kernel
/
head_8xx.S
Age
Commit message (
Expand
)
Author
Files
Lines
2016-07-09
powerpc/8xx: add CONFIG_PIN_TLB_IMMR
Christophe Leroy
1
-4
/
+6
2016-07-09
powerpc/8xx: Rework CONFIG_PIN_TLB handling
Christophe Leroy
1
-40
/
+4
2016-07-09
powerpc/8xx: Don't use page table for linear memory space
Christophe Leroy
1
-34
/
+37
2016-07-09
powerpc/8xx: unpin all TLBs before flushing
Christophe Leroy
1
-8
/
+10
2016-07-09
powerpc/8xx: Map IMMR area with 512k page at a fixed address
Christophe Leroy
1
-0
/
+29
2016-07-09
powerpc/8xx: Fix vaddr for IMMR early remap
Christophe Leroy
1
-5
/
+6
2016-03-12
powerpc/8xx: rewrite set_context() in C
Christophe Leroy
1
-44
/
+0
2016-03-12
powerpc/8xx: remove special handling of CPU6 errata in set_dec()
Christophe Leroy
1
-18
/
+0
2016-03-12
powerpc/8xx: Map linear kernel RAM with 8M pages
Christophe Leroy
1
-2
/
+33
2016-03-12
powerpc/8xx: Save r3 all the time in DTLB miss handler
Christophe Leroy
1
-9
/
+4
2016-03-09
powerpc/8xx: CONFIG_DEBUG_PAGEALLOC requires ITLBmiss for kernel addresses
Christophe Leroy
1
-1
/
+1
2015-06-03
powerpc/8xx: Implementation of PAGE_EXEC
LEROY Christophe
1
-3
/
+9
2015-06-03
powerpc/8xx: Handle PAGE_USER via APG bits
LEROY Christophe
1
-9
/
+12
2015-06-03
powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000
LEROY Christophe
1
-6
/
+19
2015-06-03
powerpc/8xx: Use SPRG2 instead of DAR for saving r3
LEROY Christophe
1
-5
/
+4
2015-06-03
powerpc/8xx: dont save CR in SCRATCH registers
LEROY Christophe
1
-14
/
+15
2015-06-03
powerpc/8xx: Handle CR out of exception PROLOG/EPILOG
LEROY Christophe
1
-3
/
+7
2015-06-03
powerpc/8xx: macro for handling CPU15 errata
LEROY Christophe
1
-6
/
+12
2015-01-30
powerpc/8xx: Remove duplicated code in set_context()
LEROY Christophe
1
-6
/
+4
2015-01-30
powerpc/8xx: Optimise access to swapper_pg_dir
LEROY Christophe
1
-16
/
+19
2015-01-30
powerpc/8xx: Take benefit of aligned PGDIR
LEROY Christophe
1
-19
/
+15
2015-01-30
powerpc/8xx: remove tests on PGDIR entry validity
LEROY Christophe
1
-33
/
+8
2015-01-30
powerpc/8xx: remove remaining unnecessary code in FixupDAR
LEROY Christophe
1
-6
/
+0
2015-01-30
powerpc/8xx: use _PAGE_RO instead of _PAGE_RW
LEROY Christophe
1
-3
/
+0
2014-11-08
powerpc/8xx: Invalidate non present TLB as early as possible
LEROY Christophe
1
-5
/
+10
2014-11-08
powerpc/8xx: Use DAR to save r3 for CPU6 ERRATA
LEROY Christophe
1
-18
/
+15
2014-11-08
powerpc/8xx: Don't restore regs to save them again.
LEROY Christophe
1
-3
/
+5
2014-11-08
powerpc/8xx: _PMD_PRESENT already set in level 1 entries
LEROY Christophe
1
-2
/
+0
2014-11-08
powerpc/8xx: set PTE bit 22 off TLBmiss
LEROY Christophe
1
-8
/
+2
2014-11-08
powerpc/8xx: Better readibility of ERRATA CPU6 handling
LEROY Christophe
1
-13
/
+16
2014-11-08
powerpc/8xx: Implement 16k pages
LEROY Christophe
1
-0
/
+4
2014-11-08
powerpc/8xx: Const for TLB RPN forced value
LEROY Christophe
1
-6
/
+13
2014-11-08
powerpc/8xx: Use PAGE size related consts
LEROY Christophe
1
-12
/
+18
2014-11-08
powerpc/8xx: Don't use MD_TWC for walk
LEROY Christophe
1
-16
/
+12
2014-11-08
powerpc/8xx: Use M_TW instead of M_TWB
LEROY Christophe
1
-22
/
+26
2014-11-08
powerpc/8xx: No need to restore registers and save them again.
LEROY Christophe
1
-2
/
+2
2014-11-08
powerpc/8xx: DataAccess exception not generated by MPC8xx
LEROY Christophe
1
-11
/
+10
2014-11-08
powerpc/8xx: exception InstructionAccess does not exist on MPC8xx
LEROY Christophe
1
-8
/
+7
2014-09-05
powerpc/8xx: Duplicate two insns instead of branching
LEROY Christophe
1
-2
/
+4
2014-09-05
powerpc/8xx: Optimize verification in FixupDAR
LEROY Christophe
1
-4
/
+2
2014-09-05
powerpc/8xx: No need to save r10 and r3 when not calling FixupDAR
LEROY Christophe
1
-14
/
+13
2014-09-05
powerpc/8xx: Fix comment about DIRTY update
LEROY Christophe
1
-6
/
+2
2014-09-05
powerpc/8xx: Remove loading of r10 at end of FixupDAR
LEROY Christophe
1
-4
/
+3
2014-09-05
powerpc/8xx: Use SCRATCH0 and SCRATCH1 also for TLB handlers
LEROY Christophe
1
-68
/
+36
2014-09-05
powerpc/8xx: Declare SPRG2 as a SCRATCH register
LEROY Christophe
1
-5
/
+5
2013-10-29
powerpc/8xx: Fixing issue with CONFIG_PIN_TLB
LEROY Christophe
1
-0
/
+3
2013-08-14
powerpc: Remove the empty giveup_fpu() function on 32bit kernel
Kevin Hao
1
-4
/
+0
2012-03-09
powerpc: Call do_page_fault() with interrupts off
Benjamin Herrenschmidt
1
-2
/
+2
2011-09-20
powerpc/32: Pass device tree address as u64 to machine_init
Scott Wood
1
-10
/
+3
2010-11-29
powerpc: Remove second definition of STACK_FRAME_OVERHEAD
Stephen Rothwell
1
-0
/
+1
[next]