summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel/traps.c
AgeCommit message (Expand)AuthorFilesLines
2024-01-25riscv: Support RANDOMIZE_KSTACK_OFFSETSong Shuai1-1/+16
2023-11-09Merge patch "drivers: perf: Do not broadcast to other cpus when starting a co...Palmer Dabbelt1-10/+18
2023-11-06riscv: add userland instruction dump to RISC-V splatsYunhui Cui1-3/+18
2023-11-05Merge patch series "Add support to handle misaligned accesses in S-mode"Palmer Dabbelt1-9/+0
2023-11-01riscv: add support for misaligned trap handling in S-modeClément Léger1-9/+0
2023-10-28riscv: Deduplicate IRQ stack switchingSami Tolvanen1-28/+4
2023-10-28riscv: VMAP_STACK overflow detection thread-safeDeepak Gupta1-35/+1
2023-09-20riscv: Only consider swbp/ss handlers for correct privileged modeBjörn Töpel1-10/+18
2023-09-01Merge tag 'riscv-for-linus-6.6-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-1/+3
2023-08-24riscv: Add CFI error handlingSami Tolvanen1-1/+3
2023-08-16riscv: stack: Fixup independent irq stack for CONFIG_FRAME_POINTER=nGuo Ren1-0/+3
2023-08-16riscv: entry: set a0 = -ENOSYS only when syscall != -1Celeste Liu1-3/+3
2023-07-04riscv: Discard vector state on syscallsBjörn Töpel1-0/+2
2023-07-01riscv: vector: only enable interrupts in the first-use trapAndy Chiu1-1/+7
2023-06-22riscv: stack: Support HAVE_IRQ_EXIT_ON_IRQ_STACKGuo Ren1-2/+33
2023-06-08riscv: Allocate user's vector context in the first-use trapAndy Chiu1-2/+24
2023-04-11riscv: entry: Save a0 prior syscall_enter_from_user_mode()Björn Töpel1-2/+2
2023-03-23riscv: entry: Convert to generic entryGuo Ren1-18/+122
2023-03-23riscv: entry: Add noinstr to prevent instrumentation insertedGuo Ren1-2/+2
2023-02-22Merge patch series "riscv: Dump faulting instructions in oops handler"Palmer Dabbelt1-1/+24
2023-02-22riscv: Avoid enabling interrupts in die()Mattias Nissler1-2/+3
2023-02-22riscv: Add instruction dump to RISC-V splatsBjörn Töpel1-1/+24
2022-12-12Merge patch series "RISC-V: Align the shadow stack"Palmer Dabbelt1-3/+27
2022-12-12RISC-V: Add some comments about the shadow and overflow stacksPalmer Dabbelt1-7/+13
2022-12-12RISC-V: Align the shadow stackPalmer Dabbelt1-1/+1
2022-11-30riscv: fix race when vmap stack overflowJisheng Zhang1-0/+18
2022-10-13RISC-V: Avoid dereferening NULL regs in die()Palmer Dabbelt1-3/+6
2022-08-19riscv: traps: add missing prototypeConor Dooley1-1/+2
2022-07-22RISC-V: Add fast call path of crash_kexec()Xianting Tian1-0/+4
2022-05-12riscv: integrate alternatives better into the main architectureHeiko Stuebner1-1/+1
2021-12-13exit: Add and use make_task_dead.Eric W. Biederman1-1/+1
2021-09-08trap: cleanup trap_init()Kefeng Wang1-5/+0
2021-07-09Merge tag 'riscv-for-linus-5.14-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-0/+35
2021-07-06riscv: add VMAP_STACK overflow detectionTong Tiangen1-0/+35
2021-06-11riscv: xip: support runtime trap patchingVitaly Wool1-4/+9
2021-05-06riscv: remove unused handle_exception symbolRouven Czerwinski1-2/+0
2021-05-06Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-1/+1
2021-04-26riscv: add __init section marker to some functionsJisheng Zhang1-1/+1
2021-04-16riscv: add do_page_fault and do_trap_break into the kprobes blacklistJisheng Zhang1-0/+1
2021-03-10riscv: traps: Fix no prototype warningsNanyong Sun1-0/+1
2021-01-15riscv: Add dump stack in show_regsKefeng Wang1-1/+2
2021-01-15riscv: Add uprobes supportedGuo Ren1-0/+10
2021-01-15riscv: Add kprobes supportedGuo Ren1-0/+9
2020-07-30RISC-V: Setup exception vector earlyAtish Patra1-7/+1
2020-06-18maccess: rename probe_kernel_address to get_kernel_nofaultChristoph Hellwig1-2/+2
2020-06-10irqchip: RISC-V per-HART local interrupt controller driverAnup Patel1-2/+0
2020-05-18riscv: Add KGDB supportVincent Chen1-0/+5
2020-04-09Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-5/+27
2020-04-03riscv: Unaligned load/store handling for M_MODEDamien Le Moal1-3/+24
2020-03-31RISC-V: Add supported for ordered booting method using HSMAtish Patra1-1/+1